- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD720114GA-9EU-A (NEC Corp.) MOS INTEGRATED CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | UPD720114GA-9EU-A |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT |
| 中文描述： | 馬鞍山集成電路 |
| 文件頁數(shù)： | 19/32頁 |
| 文件大小： | 300K |
| 代理商： | UPD720114GA-9EU-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet S17462EJ2V0DS
19
μ
PD720114
(2/4)
Parameter
Symbol
Conditions
MIN.
MAX.
Unit
Full-speed Electrical Characteristics (Continued)
Consecutive frame interval jitter
t
RFI
No clock adjustment
42
ns
Source jitter total (including frequency
tolerance) (Figure 2-13):
To next transition
For paired transitions
t
DJ1
t
DJ2
Note
3.5
4.0
+
3.5
+
4.0
ns
ns
Source jitter for differential transition to
SE0 transition (Figure 2-14)
t
FDEOP
2
+
5
ns
Receiver jitter (Figure 2-15):
To Next Transition
For Paired Transitions
t
JR1
t
JR2
18.5
9
+
18.5
+
9
ns
ns
Source SE0 interval of EOP (Figure 2-14)
t
FEOPT
160
175
ns
Receiver SE0 interval of EOP (Figure 2-14)
t
FEOPR
82
ns
Width of SE0 interval during differential
transition
t
FST
14
ns
Hub differential data delay (Figure 2-11)
(with cable)
(without cable)
t
HDD1
t
HDD2
70
44
ns
ns
Hub differential driver jitter (including cable)
(Figure 2-11):
To next transition
For paired transitions
t
HDJ1
t
HDJ2
3
1
+
3
+
1
ns
ns
Data bit width distortion after SOP (Figure
2-11)
t
FSOP
5
+
5
ns
Hub EOP delay relative to t
HDD
(Figure
2-12)
t
FEOPD
0
15
ns
Hub EOP output width skew (Figure 2-12)
t
FHESK
15
+
15
ns
High-speed Electrical Characteristics
Rise time (10% to 90%)
t
HSR
500
ps
Fall time (90% to 10%)
t
HSF
500
ps
Driver waveform
See Figure 2-9.
High-speed data rate
t
HSDRAT
479.760
480.240
Mbps
Microframe interval
t
HSFRAM
124.9375
125.0625
μ
s
Consecutive microframe interval difference
t
HSRFI
4 high-
speed
Bit
times
Data source jitter
See Figure 2-9.
Receiver jitter tolerance
See Figure 2-4.
Hub data delay (without cable)
t
HSHDD
36 high-
speed
+
4 ns
Bit
times
Hub data jitter
See Figure 2-4, Figure 2-9.
Hub delay variation range
t
HSHDV
5 high-
speed
Bit
times
Note
Excluding the first transition from the Idle state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD72042 | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| UPD72042GT | LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL |
| uPD72107GC-3B9 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD72107 | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD720114GA-YEU-A | 功能描述:HOST CTLR USB 2.0 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:ECOUSB™ 標準包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND |
| UPD720114GA-YEU-ATR | 制造商:Renesas Electronics Corporation 功能描述:I/O CNTRLR USB CNTRLR 48TQFP - Trays |
| UPD720114K9-4E4-A | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 HUB CTRL, 4-PORTS, 40-PIN PLASTIC QFN (6MMX6MM) - Trays |
| UPD720114K9-4E4-SSA-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720122GC-9EU-A | 制造商:NEC Electronics Corporation 功能描述:IC CONTROLLER USB SMD TQFP100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。