參數(shù)資料
型號: UPC1854AGT
廠商: NEC Corp.
英文描述: I2C BUS-COMPATIBLE US MTS PROCESSING LSI
中文描述: I2C總線兼容美國的多邊貿(mào)易體制處理LSI
文件頁數(shù): 36/48頁
文件大小: 251K
代理商: UPC1854AGT
μ
PC1854A
36
Data Sheet S12816EJ3V0DS00
(2/2)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SAP single frequency characteristics 1
V
OSAP21
1 kHz, 30% modulation
(300 Hz: 0 dB)
Noise reduction: OFF
–0.5
0
+0.5
dB
SAP single frequency characteristics 2
V
OSAP22
3 kHz, 30% modulation
(300 Hz: 0 dB)
Noise reduction: OFF
–0.5
0
+0.5
dB
SAP single frequency characteristics 3
V
OSAP23
8 kHz, 30% modulation
(300 Hz: 0 dB)
Noise reduction: OFF
–1.0
0
+1.0
dB
Stereo channel separation 1
Sep
1
300 Hz, 30% modulation
27
32
dB
Stereo channel separation 2
Sep
2
1 kHz, 30% modulation
25
30
dB
Stereo channel separation 3
Sep
3
3 kHz, 30% modulation
27
35
dB
Monaural total harmonic distortion
THD
MO
1 kHz, 100% modulation
0.1
0.5
%
Stereo total harmonic distortion 1
THD
ST1
1 kHz, 100% modulation
0.3
1.5
%
Stereo total harmonic distortion 2
THD
ST2
8 kHz, 30% modulation with
DIN/AUDIO filter used
0.8
1.8
%
SAP total harmonic distortion
THD
SAP1
1 kHz, 100% modulation
0.5
2.0
%
SAP single harmonic distortion
THD
SAP2
1 kHz, 100% modulation
Noise reduction: OFF
0.7
2.0
%
Normal output harmonic distortion
THD
NO
1 kHz, 100% modulation
Monaural signal
0.1
0.5
%
Crosstalk 1 (SAP
Stereo)
CT
1
SAP: f = 3 kHz, 30% modulation
Stereo: L-only, f = 800 Hz,
30% modulation
–60
–50
dB
Crosstalk 2 (Stereo
SAP)
CT
2
SAP: f = 800 Hz, 30% modulation
Stereo: L-only, f = 3 kHz,
30% modulation
–60
–50
dB
Monaural total S/N
S/N
MO
300 Hz, 100% modulation
Pre-emphasis: ON
65
68
dB
Stereo total S/N
S/N
ST
300 Hz, 100% modulation
Noise reduction: ON
65
68
dB
SAP total S/N
S/N
SAP
70
80
dB
Normal output S/N
S/N
NO
Signal: 300 Hz, 100% modulation
Monaural signal
65
68
dB
Total muting level
Mute
1 kHz, 100% modulation
60
70
dB
dbx timing current
I
T
STI- and WTI-pin current flow
7.1
7.5
7.9
μ
A
Inter-mode DC offset 1
V
DOF1
Mute
Monaural, no signal
–50
0
+50
mV
Inter-mode DC offset 2
V
DOF2
Mute
Stereo,
only pilot signal input
–50
0
+50
mV
Inter-mode DC offset 3
V
DOF3
Mute
SAP1,
only 5 fH signal input
–50
0
+50
mV
Inter-mode DC offset 4
V
DOF4
Mute
Monaural (Normal output)
–50
0
+50
mV
Inter-mode DC offset 5
V
DOF5
Mute
External SAP
(Normal output)
–50
0
+50
mV
相關(guān)PDF資料
PDF描述
UPC1854ACT I2C BUS-COMPATIBLE US MTS PROCESSING LSI
UPC1854A I2C BUS-COMPATIBLE US MTS PROCESSING LSI
UPC1862 BURST LOCK CLOCK GENERATOR
UPC1862GS BURST LOCK CLOCK GENERATOR
UPC1883 BIPOLAR ANALOG INTEGRATED CIRCUIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPC1857 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS
UPC1857A 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS
UPC1857ACT 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS
UPC1860GS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sync Circuit
UPC1861 制造商:NEC 制造商全稱:NEC 功能描述:HORIZONTAL LOCK CLOCK GENERATOR