- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1384H (NXP SEMICONDUCTORS) Multichannel audio coder-decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1384H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Multichannel audio coder-decoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 20/55頁 |
| 文件大?。?/td> | 276K |
| 代理商： | UDA1384H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
9397 750 14366
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 17 January 2005
20 of 55
Philips Semiconductors
UDA1384
Multichannel audio coder-decoder
10.4 Byte transfer
Each byte (8 bits) is transferred with the MSB first (see
Table 16
).
10.5 Data transfer
A device generating a message is a transmitter; a device receiving a message is the
receiver. The device that controls the message is the master and the devices which are
controlled by the master are the slaves.
10.6 Start and stop conditions
Both data and clock line will remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line, while the clock is HIGH, is defined as a start condition (S); see
Figure 14
. A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as
a stop condition (P).
10.7 Acknowledgment
The number of data bits transferred between the start and stop conditions from the
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit (see
Figure 15
). At the acknowledge bit the data line is released by the
master and the master generates an extra acknowledge related clock pulse.
Fig 13. Bit transfer on the I
2
C-bus
mbc621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
Table 16:
Bit number
MSB
7
Byte transfer
LSB
0
6
5
4
3
2
1
Fig 14. START and STOP conditions on the I
2
C-bus
mbc622
SDA
SCL
P
STOP condition
SDA
SCL
S
START condition
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDN2878W-2 | 10A SCRS |
| UDZ2.4B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ10B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ12B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ13B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1384H/N1,518 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H/N1,557 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H-T | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LO CST MULTICH CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1431T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit, 48 kHz, low-cost stereo current DAC |
| UDA15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Voltage Rectifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。