- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1384H (NXP SEMICONDUCTORS) Multichannel audio coder-decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1384H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Multichannel audio coder-decoder |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 10/55頁 |
| 文件大小： | 276K |
| 代理商： | UDA1384H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
9397 750 14366
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 17 January 2005
10 of 55
Philips Semiconductors
UDA1384
Multichannel audio coder-decoder
The audio digital-to-analog front-end of the UDA1384 consists of 6-channel differential
SDACs: an SDAC is a multi-bit DAC based upon switched resistors. To minimize data
dependent modulation effects, a Dynamic Element Matching (DEM) algorithm scrambler
circuit and DC current compensation circuit are implemented with the SDAC.
8.10 Power-on reset
The UDA1384 has an internal power-on reset circuit which initializes the device (see
Figure 5
). All the digital sound processing features and the system controlling features are
set to their default values in the L3-bus and the I
2
C-bus modes.
The reset time (see
Figure 6
) is determined by an external capacitor which is connected
between pin V
ref
and ground. The reset time should be at least 250
μ
s for V
ref
< 1.25 V.
When V
DDA(AD)
is switched off, the device will be reset again for V
ref
< 0.75 V.
During the reset time, the system clock should be running.
Fig 4.
Block diagram of DAC mixer
mgw786
MIX[1:0]
DIS[1:0]
ICS[1:0]
from ADC
ch1
ch2
MIXER
VOLUME
MIXER
MUTE
DAC1
1f
s
VOLUME
DE-EMPHASIS
MUTE
DAC2
same as above
DAC3
same as above
DAC4
same as above
DAC5
same as above
DAC6
same as above
INTERPOLATION
FILTER
mixer input
ch3
ch4
from I
2
S-bus
DATADA1
DATADA2
DATADA3
+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDN2878W-2 | 10A SCRS |
| UDZ2.4B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ10B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ12B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ13B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1384H/N1,518 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H/N1,557 | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1384H-T | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 LO CST MULTICH CODEC RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| UDA1431T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit, 48 kHz, low-cost stereo current DAC |
| UDA15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Voltage Rectifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。