- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98307 > TVP70025IPZP (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | TVP70025IPZP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數(shù)： | 37/59頁 |
| 文件大?。?/td> | 519K |
| 代理商： | TVP70025IPZP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SLES232B
– JUNE 2008 – REVISED MAY 2011
MISC Control 4
Subaddress
22h
Default (08h)
7
6
5
4
3
2
1
0
SP Reset
Yadj_delay [2:0]
MAC_EN
Coast Dis
VS Select
VS Bypass
SP Reset: Active-high reset for Sync Processing block. This bit may be used to manually reset the sync separator, sync accumulator,
activity and polarity detectors, and line and pixels counters.
0 = Normal operation (default)
1 = Sync processing reset
Yadj_delay [2:0]: Adjusts the phase delay of the luma output relative to the chroma output. Used to compensate for the chroma delay
associated with the 4:4:4 to 4:2:2 chroma sample conversion.
0h = Minimum delay (default)
7h = Maximum delay
MAC_EN: Toggling of the MAC_EN bit was required for TVP7000 and TVP7001 Macrovision support. This is no longer required with the
TVP70025I.
0 = Macrovision stripper disabled.
1 = Macrovision stripper enabled (default)
NOTE: When the Macrovsion stripper is enabled, sync separation and ALC and Clamp pulse placement is affected by the
Macrovision Stripper Width setting. See Register 34h for details.
Coast Dis: Active-high internal coast signal disable for 5-wire PC graphics inputs. Has no effect when the external coast signal is selected.
See bit 5 of register 0Fh.
0 = Internal coast signal enabled (default)
1 = Internal coast signal disabled
VS Select: VSYNC select
0 = VSOUT is generated by the sync separator.
1 = VSOUT is generated by the half line accumulator. (default)
VS Bypass: VSYNC timing bypass
0 = Normal operation (default). VS is derived from the sync separator or half line accumulator based on VS select, and the
internal pixel/line counters. Register 35h can be used to adjust VSOUT alignment relative to HSOUT.
1 = Bypass VSYNC processing. VSOUT is derived directly from the sync separator. VSOUT delay varies with sync separator
threshold (register 11h). Register 35h has no effect.
Blue Digital ALC Output LSBs
Subaddress
23h
Read only
7
6
5
4
3
2
1
0
Blue ALC Out [7:0]
Blue ALC Out [7:0]: Eight LSBs of 10-bit filtered digital ALC output for Blue channel. The corresponding two MSBs are located at
subaddress 27h. With the internal ALC loop enabled, the ADC dynamic range can be maximized by adjusting the coarse offset settings
based on the ALC read back values. See registers 1Eh
–20h for analog coarse offset control. If large adjustments are made to the analog
coarse offset control, adequate time must be allowed for the ALC to converge prior to reading of this register. ALC delay requirements
depend on the ALC NSV filter settings and the video input line rate. A delay of 30ms should be adequate for a 480i input with an NSV
setting of 1/64. ALC NSV filtering can be increased following final coarse offset adjustment. See Reg28h for more information on ALC filter
settings. Twos-complement value.
ALC Out[9:0] = ADC output
– 512
For bottom-level clamped inputs (YRGB):
Target ADC output blank level = 32 to avoid bottom level clipping at ADC
ALC Out[9:0] = 32
– 512 = –480 = 220h
Starting from positive offset, decrement YRGB coarse offset until ALC Out [9:0]
≤ 220h
For mid-level clamped inputs (PbPr):
Target ADC output blank level = 512
ALC Out[9:0] = 512
– 512 = 0
Starting from positive offset, decrement PbPr coarse offset until ALC Out [9:0]
≤ 0.
42
Copyright
2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVP7002PZPR | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TVP7002PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TWL1101PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1101PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1102PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP70025IPZPR | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8/10B,165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TVP7002EVM | 功能描述:視頻 IC 開發(fā)工具 TVP7002 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Boards 類型:YPbPr to RGBHV Converters 工具用于評估:LMH1251 工作電源電壓:5 V |
| TVP7002PZP | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8/10B 165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TVP7002PZPR | 功能描述:視頻模擬/數(shù)字化轉(zhuǎn)換器集成電路 Tr 8/10B 165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉(zhuǎn)換器數(shù)量:1 ADC 輸入端數(shù)量:4 轉(zhuǎn)換速率:3 Gbps 分辨率:8 bit 結(jié)構(gòu): 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel |
| TVP9000MZDSR | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。