參數資料
型號: TMS320DM647ZUT720
廠商: Texas Instruments, Inc.
英文描述: Digital Media Processor
中文描述: 數字媒體處理器
文件頁數: 68/166頁
文件大?。?/td> 1341K
代理商: TMS320DM647ZUT720
www.ti.com
P
6.5.1
PLL2 Controller Device-Specific Information
6.5.2
PLL2 Controller Operating Modes
6.5.3
PLL2 Controller Input Clock Electrical Data/Timing
CLKIN
2
3
4
4
5
1
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
DSP device as possible. For the best performance, TI requires that all the PLL external components be on
a single side of the board without jumpers, switches, or components other than the ones shown. For
reduced PLL jitter, maximize the spacing between switching signals and the PLL external components
(C161, C162, and the EMI Filter). The minimum CLKIN2 rise and fall times should also be observed. For
the input clock timing requirements, see
Section 6.5.3
, PLL2 Controller Input Clock Electrical Data/Timing.
As shown in
Figure 6-7
, the output of PLL2, PLLOUT, is directly fed to the DDR2 memory controller. This
clock is used by the DDR2 memory controller to generate DDR2CLKOUT and DDR2CLKOUTz. Note that,
internally, the data bus interface of the DDR2 memory controller is clocked by SYSCLK1 of the PLL1
controller.
Note that there is a minimum and maximum operating frequency for PLLREF, and PLLOUT. The clock
generator must not be configured to exceed any of these constraints. For the PLL clocks input and output
frequency ranges, see
Table 6-10
.
Table 6-10. PLL2 Clock Frequency Ranges
CLOCK SIGNAL
PLLREF (CLKIN2 )
PLLOUT (DDR2 clock)
REQUIRED FREQUENCY
26.6
533
UNIT
MHz
MHz
Unlike the PLL1 controller that can operate in bypass and a PLL mode, the PLL2 controller only operates
in PLL mode. PLL2 isunlocked only during the power-up sequence (see
Section 6.7
) and is locked by the
time the RESETSTAT pin goes high. It does not lose lock during any of the other resets.
Table 6-11. Timing Requirements for CLKIN2
(1)(2)
(see
Figure 6-8
)
-720
-900
NO.
UNIT
PLL MODES x20
MIN
37.5
0.4C
0.4C
MAX
37.5
1
2
3
4
5
t
c(CLKIN2)
t
w(CLKIN2H)
t
w(CLKIN2L)
t
t(CLKIN2)
t
J(CLKIN2)
The reference points for the rise and fall transitions are measured at 3.3-V V
MAX and V
MIN.
C = CLKIN2 cycle time in ns. For example, when CLKIN2 frequency is 25 MHz, use C = 40 ns.
Cycle time, CLKIN2
Pulse duration, CLKIN2 high
Pulse duration, CLKIN2 low
Transition time, CLKIN2
Period jitter, (peak-to-peak) CLKIN2
ns
ns
ns
ns
ps
1.2
100
(1)
(2)
Figure 6-8. CLKIN2 Timing
68
Peripheral Information and Electrical Specifications
Submit Documentation Feedback
相關PDF資料
PDF描述
TMS320DM647ZUT900 Digital Media Processor
TMS320DM648ZUT720 Digital Media Processor
TMS320DM648ZUT900 Digital Media Processor
TMX320DM647ZUT720 Digital Media Processor
TMX320DM647ZUT900 Digital Media Processor
相關代理商/技術參數
參數描述
TMS320DM647ZUT9 功能描述:數字信號處理器和控制器 - DSP, DSC Dig Media Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320DM647ZUTA8 功能描述:數字信號處理器和控制器 - DSP, DSC Digital Media Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320DM647ZUTD1 制造商:Texas Instruments 功能描述:- Trays
TMS320DM647ZUTD7 功能描述:數字信號處理器和控制器 - DSP, DSC Digital Media Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320DM647ZUTD9 功能描述:數字信號處理器和控制器 - DSP, DSC Digital Media Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT