- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383959 > TMC22153AKHC (FAIRCHILD SEMICONDUCTOR CORP) JT 32C 32#20 SKT PLUG PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC22153AKHC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | JT 32C 32#20 SKT PLUG |
| 中文描述： | COLOR SIGNAL DECODER, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 60/84頁 |
| 文件大小： | 417K |
| 代理商： | TMC22153AKHC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
TMC22x5yA
PRODUCT SPECIFICATION
60
REV. 1.0.0 2/4/03
DHSYNC are referenced to the input data (0HFLAT) and not
the output of the LSTORE1, i.e. 1HFLAT.
The duration of the DVSYNC signal is fixed to one line and
the duration of the DHSYNC signal is 64 clock periods.
Both these signals are generated by the internal horizontal
and vertical state machines.
The falling edge of these signals relative to the data matches
the requirements of the TMC22x91 family of digital encod-
ers.
AVOUT Active Video (Output Pin)
The decoder produces an active video signal starting 4 PCK
before the programmed start of active video and ending 4
PCK after the programmed end of active video. This signal is
used in both the video mixer (TMC22x8x) family and the
digital encoder (TMC22x9x) family. The end points of this
signal are flagged by the internally generated SAV and EAV
signals.
VBLK (Vertical Blanking Period)
The vertical blanking period conforms to the CCIR 656
specification for D1 component data streams. This signal is
decoded from the line ident, LID
4-0
, and is active low.
**
Table 18. Vertical Blanking Period
BBLK (Vertical Burst Blanking Period)
The vertical burst blanking blanks the lines with no burst
from the burst phase locked loop. This signal is controlled by
the video standard and the field count. The burst blanking
signal is active low.
Table 19. Vertical Burst Blanking Period
LID
4-0
List of Line Idents
The line numbers required to produce all the decoder control
signals are summarized in
**
Signal is available over the microprocessor data bus.
Internal
fi
eld no
0,2
Internal line no
0 - 5
260 & 261
0 - 6
260 - 262
0 - 21
310 & 311
0 - 22
311 & 312
0 - 5
260 & 261
0 - 6
260 & 262
NTSC
1,3
PAL
0, 2, 4, & 6
1, 3, 5, & 7
PAL-M
0, 2, 4, & 6
1, 3, 5, & 7
Internal
fi
eld no
0,2
Internal line no
0 - 5
259 - 261
0 - 6
260 - 262
0 - 5
309 - 311
0 - 5
309 - 312
0 - 4
310 & 311
0 - 6
310 - 312
0 - 7
259 - 261
0 - 7
259 - 262
0 - 6
258 & 261
0 - 6
260 - 262
NTSC
1,3
PAL
0 & 4
1 & 5
2 & 6
3 & 7
PAL-M
0 & 4
1 & 5
2 & 6
3 & 7
Table 20. Table of Line Idents, LID[4:0]
Line no:
0
1 - 4
5
6
7
8
9 - 16
17
18
19 - 21
22
23
24
25 - 257
258
259
LID
4-0
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC3003R2C80 | Triple Video D/A Converter |
| TMC3003KRC30 | Triple Video D/A Converter |
| TMC3003KRC50 | Triple Video D/A Converter |
| TMC3003KRC80 | Triple Video D/A Converter |
| TMC3003 | Triple Video D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22191 | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Digital Video Encoders/Layering Engine |
| TMC22191KHC | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191R0C | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22191R0CT | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC222 | 制造商:Trinamic 功能描述:IC SM WITH I2C INTERFACE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。