- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384012 > TMC22091R0C (FAIRCHILD SEMICONDUCTOR CORP) Digital Video Encoders/Layering Engine PDF資料下載
參數(shù)資料
| 型號(hào)： | TMC22091R0C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Digital Video Encoders/Layering Engine |
| 中文描述： | COLOR SIGNAL ENCODER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 4/60頁 |
| 文件大?。?/td> | 293K |
| 代理商： | TMC22091R0C |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TMC22091/TMC22191
PRODUCT SPECIFICATION
4
In Slave mode, VHSYNC, VVSYNC, and PDC (optional)
are inputs to the TMC22x91. These inputs determine when
new lines, frames, and active picture areas begin. The exter-
nal controlling circuitry needs to establish the correct timing
for these signals.
Horizontal and vertical synchronization signals are digitally
generated by the TMC22x91 with controlled rise and fall
times on all sync edges, the beginning and end of active
video, and the burst envelope. All elements of horizontal
sync timing are programmable, as are the frequency, phase,
and duration of color burst.
Video Input
The TMC22x91 accepts genlocked synchronization data and
digital composite video signals from the TMC22071 Gen-
locking Video Digitizer over the 8-bit CVBS bus. The
encoder synchronizes its digital subcarrier oscillator to the
video input from the TMC22071 with this data. The compos-
ite video data output from the TMC22071 is passed to the
internal video switch for keying with the encoded pixel data.
Chroma Modulator
A 32-bit digital subcarrier synthesizer feeds a quadrature
modulator, producing a digital chrominance signal. The rela-
tive phases of the burst and active video portions of the sub-
carrier can be individually adjusted to compensate for
external phase errors and to effect a hue control.
Interpolation Filters
Interpolation filters on the luminance and chrominance sig-
nals double the pixel rate in preparation for D/A conversion.
This band-limited process greatly simplifies the output filter-
ing required following the D/A converters and dramatically
reduces sin(x)/x distortion.
An interpolation filter on the CVBS data similarly raises the
sample rate of the video signal, for mixing with the encoded
pixel data.
Composite Video Switch
The Composite Video Switch selects between the composite
video input (CVBS) and the composite encoded pixel data
on a pixel-by-pixel basis, under the control of a key function.
Keying may be managed by hardware or software. The hard-
ware key input (KEY pin) directly controls the video switch.
The encoder may be programmed to operate with a data key,
represented by three 8-bit registers that compare with the 24
input bits. They operate in all input modes and may be indi-
vidually enabled or disabled.
D/A Converters
The analog outputs of the TMC22x91 are the outputs of
three 10-bit D/A converters, operating at twice the pixel
clock rate. The outputs are capable of driving standard video
levels into a doubly-terminated 75
coaxial video cable
(37.5
total load). An internal voltage reference is provided
which can be used to provide reference current for the three
D/A converters. For accurate video levels, an external fixed
or variable voltage reference source is recommended. The
video signal levels from the TMC22x91 may be adjusted to
overcome the insertion loss of analog low-pass output filters.
The D/A converters on the TMC22x91 may be powered-
down via Control Register 0E bits 5 and 6. The
COMPOSITE D/A is controlled by bit 6 and the LUMA and
CHROMA D/A converters are controlled by bit 5.
Figure 1b. Pixel Data Format (TMC22191 when CLUTs are Bypassed)
MSB
23
LSB
0
16
GBR444
MODE
RGB444
YCBCR444
YCBCR422
COLOR INDEX
*C
B
and C
R
are loaded on alternate LDV cycles
RGB15
GBR15
24393A
01011000
Format Control Register
01010000
0101X000
0101X001
0101X011
01010010
01011010
G
B
R
R
G
B
Y
C
B
C
R
R
G
B
Y
C
B*
C
R*
Pixel
15
G
7
G
0
B7
B
0
R
7
R
0
R
7
R
0
G
7
G
0
B
7
B
0
Y
7
Y
0
C
B7
C
B0
C
R7
C
R0
Y
7
Y
0
C
B7
C
B0
C
R7
C
R0
P
7
P
0
Pixel
P
7
P
0
Pixel
P
7
P
0
R
4
B
0
R
0
G
4
G
0
B
4
8
7
MSB
LSB
G
B
R
G
4
R
0
G
0
B
4
B
0
R
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22191R0C | Digital Video Encoders/Layering Engine |
| TMC22091 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC22191 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC2242A | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22091R0CT | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22091ROC-T | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22151AKHC | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22151KHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMC22152AKHC | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。