- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384012 > TMC22091R0C (FAIRCHILD SEMICONDUCTOR CORP) Digital Video Encoders/Layering Engine PDF資料下載
參數(shù)資料
| 型號： | TMC22091R0C |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Digital Video Encoders/Layering Engine |
| 中文描述： | COLOR SIGNAL ENCODER, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 34/60頁 |
| 文件大?。?/td> | 293K |
| 代理商： | TMC22091R0C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
TMC22091/TMC22191
PRODUCT SPECIFICATION
34
SCH Phase Error Correction
SCH refers to the timing relationship between the 50% point
of the leading edge of horizontal sync and the positive or
negative zero-crossing of the color burst subcarrier refer-
ence. SCH error is usually expressed in degrees of subcarrier
phase. In PAL, SCH is defined for line 1 of field 1, but since
there is no color burst on line 1, SCH is usually measured at
line 7 of field 1. The need to specify SCH relative to a partic-
ular line in PAL is due to the 25 Hz offset of PAL subcarrier
frequency. Since NTSC has no such 25 Hz offset, SCH
applies to all lines.
The SCH relationship is only important in the TMC22x91
when two video sources are being combined or if the com-
posite video output is externally combined with another
video source. In these cases, improper SCH phasing will
result in a noticeable horizontal jump of one image with
respect to another and/or a change in hue proportional to the
SCH error between the two sources.
SCH phasing can be adjusted by modifying BURPH and
SYSPH values by equal amounts. SCH is advanced/delayed
by one degree by increasing/decreasing the value of BURPH
and SYSPH by approximately B6
h
. An SCH error of 15
°
is
corrected with SYSPH and BURPH offsets of AAA
h
.
Video Test Signals
The TMC22x91 has two standard video test waveforms for
evaluating video signal integrity. They are selected and
controlled by the Format Control Register.
Setting the Format Control Register bits 0, 4, and 5 LOW
generates standard color bars at the COMPOSITE output
(Figure 11), the luminance component stair-step signal at the
LUMA output, and the chrominance component on the
CHROMA output. The six colors are 100% saturated PAL
and 75% saturated for NTSC.
The percentage color saturation is selectable via Misc.
Control Register 0E, bit 0.
The color bar test pattern comprises eight equal-width bars
during VA, the active video period. The Timing Register
value for CBL is found from:
If CBL is larger than this, the color bars are truncated at the
end of VA. If CBL is smaller than VA/8, the color bar
sequence will repeat, starting with another white bar. From
left to right color bars 1 to 8 should be white, yellow, cyan,
green, magenta, red, blue, and black.
The modulated ramp waveform is enabled by setting the For-
mat Control Register to 30
h
. It comprises constant-amplitude
and constant-phase subcarrier modulation superimposed on a
linear ramp which slews from black to white during the
active video portion of each horizontal line (Figure 12). This
waveform is useful in making differential gain and differen-
tial phase measurements. Differential gain is a measure of
the variation in saturation of a color as the luminance com-
ponent is varied from black to white. Differential phase is a
measure of the variation in hue of a color as the luminance
component is varied from black to white.
CBL
VA
7
+
8
=
Figure 8. 100% Color Bars With 100% and 75% Chrominance Saturation
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
24387A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22191R0C | Digital Video Encoders/Layering Engine |
| TMC22091 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC22191 | Digital Video Encoders(數(shù)字視頻編碼器) |
| TMC2242A | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
| TMC2242BKTC | Digital Half-Band Interpolating/Decimating Filter 12-bit In/16-bit Out, 60 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22091R0CT | 功能描述:視頻 IC D/V Encoder Layering Engine RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22091ROC-T | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22151AKHC | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22151KHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMC22152AKHC | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。