- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383957 > TLV320AIC3106IGQER (Texas Instruments, Inc.) LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY PDF資料下載
參數(shù)資料
| 型號： | TLV320AIC3106IGQER |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| 中文描述： | 低功耗立體聲音頻編解碼器的便攜式音頻/電話 |
| 文件頁數(shù)： | 49/102頁 |
| 文件大?。?/td> | 1259K |
| 代理商： | TLV320AIC3106IGQER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
www.ti.com
TLV320AIC3106
SLAS509B–DECEMBER 2006–REVISED JUNE 2007
Page 0 / Register 8:
Audio Serial Data Interface Control Register A
BIT
READ/
WRITE
R/W
RESET
VALUE
0
DESCRIPTION
D7
Bit Clock Directional Control
0: BCLK (or GPIO2 if programmed as BCLK) is an input (slave mode)
1: BCLK (or GPIO2 if programmed as BCLK) is an output (master mode)
Word Clock Directional Control
0: WCLK (or GPIO1 if programmed as WCLK) is an input (slave mode)
1: WCLK (or GPIO1 if programmed as WCLK) is an output (master mode)
Serial Output Data Driver (DOUT) 3-State Control
0: Do not 3-state DOUT when valid data is not being sent
1: 3-State DOUT when valid data is not being sent
Bit/ Word Clock Drive Control
0:
BCLK (or GPIO2 if programmed as BCLK) / WCLK (or GPIO1 if programmed as WCLK) will not
continue to be transmitted when running in master mode if codec is powered down
1:
BCLK (or GPIO2 if programmed as BCLK) / WCLK (or GPIO1 if programmed as WCLK) will
continue to be transmitted when running in master mode - even if codec is powered down
Reserved. Don’t write to this register bit.
3-D Effect Control
0: Disable 3-D digital effect processing
1: Enable 3-D digital effect processing
Digital Microphone Functionality Control
00: Digital microphone support is disabled
01: Digital microphone support is enabled with an oversampling rate of 128
10: Digital microphone support is enabled with an oversampling rate of 64
11: Digital microphone support is enabled with an oversampling rate of 32
D6
R/W
0
D5
R/W
0
D4
R/W
0
D3
D2
R/W
R/W
0
0
D1-D0
R/W
00
Page 0 / Register 9:
Audio Serial Data Interface Control Register B
BIT
READ/
WRITE
R/W
RESET
VALUE
00
DESCRIPTION
D7–D6
Audio Serial Data Interface Transfer Mode
00: Serial data bus uses I
2
S mode
01: Serial data bus uses DSP mode
10: Serial data bus uses right-justified mode
11: Serial data bus uses left-justified mode
Audio Serial Data Word Length Control
00: Audio data word length = 16-bits
01: Audio data word length = 20-bits
10: Audio data word length = 24-bits
11: Audio data word length = 32-bits
Bit Clock Rate Control
This register only has effect when bit clock is programmed as an output
0: Continuous-transfer mode used to determine master mode bit clock rate
1: 256-clock transfer mode used, resulting in 256 bit clocks per frame
DAC Re-Sync
0: Don’t Care
1:
Re-Sync Stereo DAC with Codec Interface if the group delay changes by more than
±
DACFS/4.
ADC Re-Sync
0: Don’t Care
1:
Re-Sync Stereo ADC with Codec Interface if the group delay changes by more than
±
ADCFS/4.
Re-Sync Mute Behavior
0: Re-Sync is done without soft-muting the channel. (ADC/DAC)
1: Re-Sync is done by internally soft-muting the channel. (ADC/DAC)
D5–D4
R/W
00
D3
R/W
0
D2
R/W
0
D1
R/W
0
D0
R/W
49
Submit Documentation Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| TLV341_07 | LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFLERS WITH SHUTDOWN |
| TLV431ACDBV | LOW-VOLTAGE ADJUSTABLE PRECISION SHUNT REGULATORS |
| TLV431ID | LOW-VOLTAGE ADJUSTABLE PRECISION SHUNT REGULATORS |
| TLV431AIDBV | LOW-VOLTAGE ADJUSTABLE PRECISION SHUNT REGULATORS |
| TLV431ASNT1 | MS/STANDARD CYLINDRICAL MIL-C-5015 SERIES 3102A SOLID SHELL BOX MOUNT RECEPTACLES, STRAIGHT BODY STYLE, SOLDER TERMINATION, 14S SHELL SIZE, 14S-6 INSERT ARRANGEMENT, RECEPTACLE GENDER, 6 CONTACTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC3106IRGZR | 功能描述:接口—CODEC Lo-Pwr Stereo CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3106IRGZT | 功能描述:接口—CODEC Lo-Pwr Stereo CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3106IZQE | 功能描述:接口—CODEC Low-Power Stereo RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3106IZQER | 功能描述:接口—CODEC Low-Power Stereo RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC3107 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-POWER STEREO CODEC WITH INTEGRATED MONO CLASS-D SPEAKER AMPLIFIER |
發(fā)布緊急采購，3分鐘左右您將得到回復。