- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383954 > TLC320AD50IPT (Texas Instruments, Inc.) SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION PDF資料下載
參數(shù)資料
| 型號： | TLC320AD50IPT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| 中文描述： | sigma - delta模擬接口，具有大師電路，從功能 |
| 文件頁數(shù)： | 72/84頁 |
| 文件大小： | 447K |
| 代理商： | TLC320AD50IPT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
A–2
CONTROL FUNCTION OF CONTROL BITS (Continued)
BITS
TERMINALS
FC1
D01
D00
FC0
0
1
1
1
On the next falling edge of FS, the AIC receives DAC data D15–D02 to DIN and
transmits the ADC data D15–D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′
register. When the A
′
register value is negative, FS occurs earlier.
When FC0 and FC1 are both taken high, the AIC initiates a secondary FS to receive
a secondary control word at DIN. The secondary frame sync occurs at 1/2 the
sampling time as measured from the falling edge of the primary FS.
1
0
1
1
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
The phase adjustment is determined by the state of D01 and D00. On the next rising
edge of FS, the next ADC/DAC sample time occurs earlier by the number of MCLK
periods determined by the value contained in the A
′
register. When the A
′
register
value is negative, FS occurs later.
When FC0 and FC1 are both taken high, the AIC initiates a secondary FS to receive
a secondary control word at DIN. The secondary frame sync occurs at 1/2 the
sampling time as measured from the falling edge of the primary FS.
1
1
1
1
On the next falling edge of the primary FS, the AIC receives DAC data D15–D02 at
DIN and transmits the ADC data D15–D00 from DOUT.
When FC1 and FC0 are both high or D01 and D00 are both high, the AIC initiates a
secondary FS to receive a secondary control word at DIN. The secondary FS occurs
at 1/2 the sampling time measured from the falling edge of the primary FS.
1
1
0
1
On the next falling edge of FS, the AIC receives DAC data D15–D02 to DIN and
transmits the ADC data D15–D00 from DOUT.
When D00 and D01 are high, the AIC initiates a secondary FS to receive a secondary
control word at DIN. The secondary frame sync occurs at 1/2 the sampling time as
measured from the falling edge of the primary FS.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′
register. When the A
′
register value is negative, FS occurs earlier.
1
1
1
0
On the next falling edge of FS, the AIC receives DAC data D15–D02 to DIN and
transmits the ADC data D15–D00 from DOUT.
When D00 and D01 are high, the AIC initiates a secondary FS to receive a secondary
control word at DIN. The secondary frame sync occurs at 1/2 the sampling time as
measured from the falling edge of the primary FS.
The phase adjustment is determined by the state of FC1 and FC0 such that on the
next rising edge of FS, the next ADC/DAC sampling time occurs later by the number
of MCLK periods determined by the value contained in the A
′
register. When the A
′
register value is negative, FS occurs earlier.
1
1
1
1
On the next falling edge of FS, the AIC receives DAC data D15–D02 at DIN and
transmits the ADC data D15–D00 from DOUT.
When FC1 and FC0 are both high or D01 and D00 are both high, the AIC initiates a
secondary FS to receive a secondary control word at DIN. The secondary FS occurs
at 1/2 the sampling time measured from the falling edge of the primary FS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AD50(中文) | Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能) |
| TLC34075A-110 | Color-Palette(110MHz,視頻接口調(diào)色器) |
| TLC34075A-135 | Color-Palette(135MHz,視頻接口調(diào)色器) |
| TLC34075A-66 | Color-Palette(66MHz,視頻接口調(diào)色器) |
| TLC34075A-85 | Color-Palette(85MHz,視頻接口調(diào)色器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD52CDW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C-I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。