
180
Agere Systems Inc.
Data Sheet
May 2001
155/622/2488 Mbits/s Data Interface
TDAT042G5 SONET/SDH
Register Descriptions
(continued)
OHP Registers
(continued)
Table 81. Registers 0x042F, 0x0431,
0x0433, 0x0435: Transmit Control (R/W)
Reset default of registers = 0x0000.
Address
(Hex)
042F, 0431,
0433, 0435
Bit #
Name
Function
Reset
Default
0x00
15
—
11
TA1A2ERRINS[A
—
D][4:0]
Number of Consecutive Frames with A2
Error Insertion.
These bits specify the number
of consecutive frames to be inserted with a
frame error of the first A2 byte.
TOH_BYPASS[A
—
D]
Transmit Overhead Bypass.
Control bit, when
set to 1, causes the frame from PT pass
through untouched. In STS-48/STM-16 mode,
all 4 bits need to be set to same value.
SCRINH[A
—
D]
Scramble Inhibit.
When set to high, the scram-
bling is inhibited. In STS-48/STM-16 mode, all
4 bits need to be set to same value.
TB1ERRINS[A
—
D]
Transmit B1 Error Insertion.
When set to
high, the B1 output will be inverted. For
STS-48/STM-16, only TB1ERRINS[A] is valid.
TB2ERRINS[A
—
D]
Transmit B2 Error Insertion.
When set to
high, all B2 bytes in that channel will be
inverted. All 4 bits are valid in STS-48/STM-16
mode.
TIMER_LRDIINH[A
—
D]
Transmit 20-Frame Line RDI Inhibit.
Control
bit, when set to logic high, inhibits the require-
ment of minimum 20 frame RDI insertion.
TSF_LRDIINH[A
—
D]
Transmit Signal Fail Line RDI Inhibit.
Active-
high.
TLAISMON_LRDIINH
[A
—
D]
Inhibit.
Active-high.
TLOF_LRDIINH[A
—
D]
Transmit Loss-of-Frame Line RDI Inhibit.
Active-high.
TOOF_LRDIINH[A
—
D]
Transmit Out-of-Frame Line RDI Inhibit.
Active-high.
TLOS_LRDIINH[A
—
D]
Transmit Loss-of-Signal Line RDI Inhibit.
Active-high.
TLOC_LRDIINH[A
—
D]
Transmit Loss-of-Clock Line RDI Inhibit.
Control bit, when set to a logic 1, causes the
associated failure not to contribute to the auto-
matic insertion of RDI-L; otherwise, the associ-
ated alarm contributes to the generation of
RDI-L.
10
0
9
0
8
0
7
0
6
0
5
0
4
Transmit Line-AIS-Monitored Line RDI
0
3
0
2
0
1
0
0
0