![](http://datasheet.mmic.net.cn/370000/TAS5036A_datasheet_16735505/TAS5036A_15.png)
Architecture Overview
9
SLES061B—November 2002—Revised January 2004
TAS5036A
2.1.3.1
Crystal Type and Circuit
In clock master mode the TAS5036A can derive the MCLKOUT, SCLK, and LRCLK from a crystal. In this case,
the TAS5036A uses a parallel-mode fundamental crystal. This crystal is connected to the TAS5036A as shown
in Figure 21.
XO
TAS5036A
OSC
MACRO
rd
C1
XI
C2
AVSS
rd = Drive Level Control Resistor Crystal Vendor Specified
CL = Crystal Load Capacitance (Capacitance of Circuitry Between the Two Terminals of the Crystal)
CL = (C1
×
C2 )/(C1 + C2 ) + CS (Where CS = Board Stray Capacitance
≈
3 pF)
Example: Vendor-Recommended CL = 18 pF, CS = 3 pF
≥
C1 = C2 = 2
×
(183) = 30 pF
Figure 21. Crystal Circuit
2.1.4 Clock Slave Mode
In the slave mode (M_S = 0), the master clock, LRCLK, and SCLK are inputs to the TAS5036A. The master
clock is supplied through the MCLK_IN terminal.
As in the master mode, the TAS5036A device develops its internal timing from the internal phase-locked loop
(PLL). The reference clock for the PLL is provided by the input to the MCLK_IN terminal. This input is at a
frequency of 256 times (128 in quad mode) the input data rate. The SCLK frequency is 48 or 64 times the data
sample rate. The LRCLK frequency is the data sample rate. The TAS5036A does not require any specific
phase relationship between SRCLK and MCLK_IN, but there must be synchronization. The TAS5036A
monitors the relationship between MCLK, SCLK, and LRCLK. The TAS5036A detects if any of the three clocks
is absent, if the LRCLK rate changes more than 10 MCLK cycles since the last device reset or clock error, or
if the MCLK frequency is changing substantially with respect to the PLL frequency.
When a clock error is detected, the TAS5036A performs a clock error management sequence.
The clock error management sequence temporarily suspends processing, places the PWM outputs in a hard
mute (PWM_P outputs are low; PWM_M outputs are high, and all VALID signals are low), resets all internal
processes, sets the volumes to mute, and suspends all I
2
C operations.
When the error condition is corrected, the TAS5036A exits the clock error sequence by performing a partial
re-initialization, noiselessly restarting the PWM output, and ramping the volume up to the level specified in
the volume control registers. This sequence is performed over a 60-ms interval. The TAS5036A preserves
all control register settings that were set prior to the clock interruption.
If a clock error occurs while the ERR_RCVRY terminal is asserted (low), the TAS5036A performs the error
management sequence up to the unmute sequence. In this case, the volume remains at full attenuation with
the PWM output at a 50% duty cycle. The volume can be restored from this latched mute state by triggering
a mute/unmute sequence by asserting and releasing MUTE either by using the terminal, the system control
register 0x01 D4, or the individual channel mute register D5D0.