參數(shù)資料
型號(hào): STLS2F02-LP
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: MICROPROCESSOR, PBGA452
封裝: 27 X 27 MM, 2.90 MM HEIGHT, ROHS COMPLIANT, HFCBGA-452
文件頁(yè)數(shù): 14/49頁(yè)
文件大小: 706K
代理商: STLS2F02-LP
STLS2F02-LP
DDR2 SDRAM controller interface description
4
DDR2 SDRAM controller interface description
The STLS2F02-LP integrates a built-in memory controller compliant with DDR2 SDRAM
standard (JESD79-2B). The STLS2F02-LP provides JESD79-2B-compliant read/write
memory operations.
4.1
DDR2 SDRAM controller features
The STLS2F01 CPU supports up to 4 physical memories by using two DDR SDRAM chip
select signals, with an 18-bit address bus (15-bit row/column address and 3-bit logic bank
bus). The maximum address space is 128 Gbytes (237 bytes).
This device supports all the JESD79-2B-compatible memory chips. The DDR2 controller
parameters can be set to support specific memory chip type. The maximum number of chip
selection (CS_n) is 2-bit. The maximum width of row address (RAS_n) is 15-bit, and the
maximum width of column address (CAS_n) is 14-bit. And there is 3-bit logic bank bus
(BANK_n).
For example, in the 4 Gbyte address space configuration of 2-bit CS_n, 3-bit BANK_n,
12-bit RAS_n and 12-bit CAS_n, the physical memory address CPU required can be
translated into row/column address as shown in Figure : .
Figure 7.
DDR2 SDRAM row/column address translation
The built-in memory controller IC receives only memory read/write requests from a
processor or external device. The controller IC is in slave state whenever memory are read
or written.
A dynamic page management policy is implemented on the integrated memory controller.
For one access to memory, the controller selects open page/close page strategies on a
hardware circuit, without software designers’ intervention. The memory controller features:
Full pipelining support to command and read/write data of interface
Increasing bandwidth by merging and sorting memory command
Modify fundamental parameters through the configuration of register read/write ports
Built-in delay compensation circuit (DCC), it is used to send/receive data reliably
1-bit and 2-bit error detection, 1-bit error correction by error correcting-code (ECC)
Frequency: 133 MHz to 333 MHz.
36
32 31
30 29
18 17
15 14
3 2
0
CS_n
RAS_n
BANK_n
CAS_n
Byte_enable
52
12
3
12
3
相關(guān)PDF資料
PDF描述
STM1645-30 1625 MHz - 1665 MHz RF/MICROWAVE NARROW BAND HIGH POWER AMPLIFIER
STM6601CQ2BDM6F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO12
STM706TDS6F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
STM706TAM6F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
STM708AM6F 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STL-S3 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:Stratum 3 Timing Module
STL-S3E 制造商:CONNOR-WINFIELD 制造商全稱:Connor-Winfield Corporation 功能描述:Stratum 3E Timing Module
STL-SME-01-600-01 功能描述:TWIST LOCK STANDOFF SADDLE MOUNT RoHS:是 類別:線纜,導(dǎo)線 - 管理 >> 線夾和夾具 系列:- 標(biāo)準(zhǔn)包裝:100 系列:TC 類型:C-夾 開(kāi)口尺寸:0.79" L x 0.54" W x 0.67" H(20.1mm x 13.7mm x 17.0mm) 安裝類型:釘子 材質(zhì):聚丙烯 顏色:黑
STLUX285A 功能描述:Lighting PMIC 28-TSSOP 制造商:stmicroelectronics 系列:- 包裝:管件 零件狀態(tài):有效 應(yīng)用:照明 電流 - 電源:- 電壓 - 電源:3 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:28-TSSOP(0.173",4.40mm 寬) 供應(yīng)商器件封裝:28-TSSOP 標(biāo)準(zhǔn)包裝:50
STLUX325A 功能描述:Lighting PMIC 32-VFQFPN (5x5) 制造商:stmicroelectronics 系列:- 包裝:托盤(pán) 零件狀態(tài):有效 應(yīng)用:照明 電流 - 電源:- 電壓 - 電源:3 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:32-VQFN 裸露焊盤(pán) 供應(yīng)商器件封裝:32-VFQFPN(5x5) 標(biāo)準(zhǔn)包裝:490