參數(shù)資料
型號(hào)： ST70135A
廠商： 意法半導(dǎo)體
英文描述： ASCOTTM DMT TRANSCEIVER
中文描述： ASCOTTM大唐收發(fā)器
文件頁數(shù)： 27/29頁
文件大?。?/td> 198K
代理商： ST70135A
ST70135A
27/29
ELECTRICAL SPECIFICATIONS
Generic DC Electrical Characteristics
The values presented in the following table apply for all inputs and/or outputs unless otherwise specified.
Specifically they are not influenced by the choice between CMOS or TTL levels. All voltages are
referenced to V
SS
, unless otherwise specified, positive current is towards the device.
IO Buffers Generic DC Characteristics
Input / Output CMOS Generic Characteristics
The values presented in the following table apply for all CMOS inputs and/or outputs unless otherwise specified.
CMOS IO Buffers Generic Characteristics
*Note Thereferencecurrent isdependenton the exactbufferchosenand is a part ofthe buffername.The availablevalues are2, 4 and 8mA.
Input/ Output TTL Generic Characteristics
The values presented in the following table apply for all TTL inputs and/or outputs unless otherwise
specified.
*Note Thereferencecurrent isdependenton the exactbufferchosenand is a part ofthe buffername.The availablevalues are2, 4 and 8mA.
Symbol
Parameter
Test Condition
Minimum
Typical
Maximum
Unit
I
IN
Input Leakage Current
V
IN
= V
SS
, V
DD
no
pull up /pull down
-1
1
μ
A
I
OZ
Tristate Leakage Current
V
IN
= V
SS
, V
DD
no
pull up /pull down
-1
1
μ
A
I
PU
Pull up Current
V
IN
= V
SS
-25
-66
-125
mA
I
PD
Pull Down Current
V
IN
= V
DD
25
66
125
mA
R
PU
Pull up Resistance
V
IN
= V
SS
50
K
R
PD
Pull Down Resistance
V
IN
= V
DD
50
K
Symbol
Parameter
Test Condition
Minimum
Typical
Maximum
Unit
V
IL
Low Level Input Voltage
0.2 x V
DD
V
V
IH
HighLevel Input Voltage
0.8 x V
DD
V
V
HY
Schmitt trigger hysteresis
Slow edge < 1V/
μ
s,
only for SCHMITx
0.8
V
V
OL
Low Level Output Voltage
I
OUT
= XmA*
0.4
V
V
OH
High Level Output Voltage
I
OUT
= XmA*
0.85 x V
DD
V
Symbol
Parameter
Test Condition
Minimum
Typical
Maximum
Unit
V
IL
Low Level Input Voltage
0.8
V
V
IH
High Level Input Voltage
2.0
V
V
ILHY
Low Level Threshold, falling
Slow edge < 1V/
μ
s
0.9
1.35
V
V
IHHY
High Level Threshold, rising
Slow edge < 1V/
μ
s
1.3
1.9
V
V
HY
Schmitt Trigger Hysteresis
Slow edge < 1V/
μ
s
0.4
0.7
V
V
OL
Low Level Output Voltage
I
OUT
= XmA*
0.4
V
V
OH
High Level Output Voltage
I
OUT
= XmA*
2.4
V
相關(guān)PDF資料
PDF描述
ST70136 CPE ADSL ANALOG FRONT END
ST70136B CPE ADSL ANALOG FRONT END
ST70136G CPE ADSL ANALOG FRONT END
ST70137 UNICORNTM PCI & USB CONTROLLERLESS ADSL DMT TRANSCEIVER
ST70137TQFP UNICORNTM PCI & USB CONTROLLERLESS ADSL DMT TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST70136 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END
ST70136B 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END
ST70136G 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:CPE ADSL ANALOG FRONT END
ST70136Q 功能描述:射頻無線雜項(xiàng) ADSL Analg Front-End RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
ST70137 制造商:STMicroelectronics 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*