- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385869 > ST6240B (意法半導(dǎo)體) Replaced by PT6302 : 5Vout 3A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 70 PDF資料下載
參數(shù)資料
| 型號： | ST6240B |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Replaced by PT6302 : 5Vout 3A Wide Input Positive Step-Down ISR 3-SIP MODULE -40 to 70 |
| 中文描述： | 8位檢察官辦公室/存儲器與LCD驅(qū)動器，EEPROM和一個微處理器/ D轉(zhuǎn)換器 |
| 文件頁數(shù)： | 54/76頁 |
| 文件大?。?/td> | 1280K |
| 代理商： | ST6240B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
54/76
ST62T40B/E40B
POWER SUPPLY SUPERVISOR (Continued)
4.6.2 PSS Register
The PSS register permits control over the PSS de-
vice. The register can be addressed in the data
space as a RAM location at DAh. This register is
cleared after Reset.
PSS Status Control Register (PSSCR)
Address: DAh - Read/Write
Bit 7 =
PIF
. Interrupt flag bit.This bit is the interrupt
flag. This bit is set (resp. cleared) as soon as the
equality between nxV
PSS
and mxV
DD
/13 (resp.
(m+1)xV
DD
/13) occurs.
Bit 6 =
PEI
. Interrupt mask bit. This bit is the au-
thorization bit of the interrupt request: – If PEI is
set, the interrupt request can reach the Core. – If
PEI is cleared, the interrupt request cannot reach
the Core.
Bits 5-4 =
PDV1, PDV0
. Division rate selection bit.
The PDV1/0 bits are used to select the rate of divi-
sion
of
the
V
DD
voltage
(m+1)xV
DD
/13, according to the hysteresis).
(mxV
DD
/13
or
Table 24. V
DD
Voltage division rate selection
bits
Bits 3-1 =
PDR2, PDR1, PDR0
. Division rate se-
lection bit. The PDR2/1/0 bits are used to inhibit
the PSS device and to select the division rate of
the PSS voltage (nxV
PSS
/13).
Bit 0 =
D0
. The PSS comparator output is valid 8
cycle times after the programming of the PDR2/1/0
bits. It is forced to zero in the meantime.
Table 25. P
SS
Voltage division rate selection bits
PDR2
PDR1
PDR0
0
0
0
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
7
0
PIF
PEI
PDV1
PSS
PDV0
PSS
PDR2
PSS
PDR1
PSS
PDR0
PSS
D0
PDV1
0
0
1
1
PDV0
0
1
0
1
mxV
DD
/13
3xV
DD
/13
5xV
DD
/13
6xV
DD
/13
7xV
DD
/13
(m+ 1) xV
DD
/13
4xV
DD
/13
6xV
DD
/13
7xV
DD
/13
8xV
DD
/13
PSS State
IDLE
BUSY
BUSY
BUSY
BUSY
BUSY
nxV
PSS
/13
4xV
PSS
/13
5xV
PSS
/13
6xV
PSS
/13
7xV
PSS
/13
V
PSS
626
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST62E18C | 16-Bit Registered Transceivers With 3-State Outputs 56-SSOP -40 to 85 |
| ST62T18C | 8-BIT MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, UART, OSG, SAFE RESET AND 20-PIN PACKAGE |
| ST62E40B | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| ST62T40B | The CAT24FC02 is a 2-kb Serial CMOS EEPROM internally organized as 256 words of 8 bits each |
| ST62T10 | 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST6240B-EMU2 | 功能描述:仿真器/模擬器 ST62 Emulator Board RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2 |
| ST6240BQ1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. LCD DRIVER. EEPROM. A/D CONVERTER AND 80 PINS |
| ST6240BQ1/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| ST6240BQ6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT MICROCONTROLLER ( MCU ) WITH OTP. ROM. FASTROM. EPROM. LCD DRIVER. EEPROM. A/D CONVERTER AND 80 PINS |
| ST6240BQ6/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。