參數(shù)資料
型號： ST52514K3
英文描述： IC MAX 7000 CPLD 256 100-TQFP
中文描述： 8位重癥監(jiān)護病房，10位ADC。兩個定時器/脈寬調制。 I2C總線。的SPI。脊髓損傷。提供了8K閃存
文件頁數(shù)： 98/106頁
文件大?。?/td> 1355K
代理商： ST52514K3
13.5 Register Description
In the following sections describe the registers
used by the I2C Interface are described.
13.5.1 I2C Interface Configuration Registers.
I2C Control Register (I2C_CR)
Configuration Register 16 (010h) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7-6: Not Used.They must be held to 0.
Bit 5: PE Peripheral Enable.
This bit is set and cleared by software
0: peripheral disabled
1: peripheral enabled
Notes:
– When PE=0, all the bits of the I2C_CR register
and the SR register except the Stop bit are reset.
All outputs are released while PE=0
– When PE=1, the corresponding I/O pins are se-
lected by hardware as alternate functions.
– To enable the I2C interface, write the I2C_CR
register TWICE with PE=1 as the first write only
activates the interface (only PE is set).
Bit 4: ENGC Enable General Call
This bit is set and cleared by software. It is
also cleared by hardware when the interface
is disabled (PE=0).
0: General Call disabled
1: General Call enabled
Note:
The
00h
General
Call
address
is
acknowledged (01h ignored).
Bit 3: START Generation of a Start Condition
This bit is set and cleared by software. It is
also cleared by hardware when the interface
is disabled (PE=0) or when the Start
condition is sent (with interrupt generation if
ITE=1).
– In Master Mode
0: No Start generation
1: Repeated Start generation
– In Slave Mode
0: No Start generation
1: Start generation when the bus is free
Bit 2: ACK Acknowledge enable
This bit is set and cleared by software. It is
also cleared by hardware when the interface
is disabled (PE=0).
0: No acknowledge returned
1: Acknowledge returned after an address
byte or a data byte is received
Bit 1: STOP Reset signal mode
This bit is set and cleared by software. It is
also cleared by hardware in master mode.
Note: This bit is not cleared when the
interface is disabled (PE=0).
– In Master Mode
0: No Stop generation
1: Stop generation after the current byte
transfer or after the current Start condition
is sent. The STOP bit is cleared by
hardware when the Stop condition is sent.
– In Slave Mode
0: No actions performed
1: Release the SCL and SDA lines after the
last
byte
transfer
(BTF=1)
in
slave
transmitter mode. In this mode the STOP
bit has to be cleared by software.
Bit 0: ITE Interrupt Enable
0: Interrupt disabled
1: Interrupt enabled
I2C Clock Control Register (I2C_CCR)
Configuration Register 17 (011h) Read/Write
Reset Value: 0000 0000 (00h)
Bit 7: FM/SM Fast/Standard I2C Mode.
This bit is set and cleared by software. It is
not cleared when the interface is disabled
(PE=0).
70
-
PE
ENGC
START
ACK
STOP
ITE
70
FM/SM
CC6
CC5
CC4
CC3
CC2
CC1
CC0
相關PDF資料
PDF描述
ST525 MAX 7000 CPLD 128 MC 100-FBGA
ST527 IC MAX 7000 CPLD 512 208-PQFP
ST531 IC MAX 7000 CPLD 160 100-TQFP
ST532 MAX II CPLD 2210 LE 324-FBGA
ST535 Programmable Logic IC; Logic Type:Programmable; No. of Macrocells:64; Package/Case:44-PLCC; Mounting Type:Surface Mount
相關代理商/技術參數(shù)
參數(shù)描述
ST526PND223MLZ 制造商:COILCRAFT 制造商全稱:Coilcraft lnc. 功能描述:Coupled Inductors for Critical Applications
ST527 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 200V V(BR)CEO | 8A I(C) | TO-3
ST-5-28 功能描述:XFRMR PWR 115V 14VAC .84A RoHS:是 類別:變壓器 >> 功率 系列:ST 標準包裝:1 系列:260 類型:標準 最大功率:65 VA 主線圈:雙 副線圈:三路，中心抽頭 在某電流時的串聯(lián)輸出電壓:500 VAC @ 85mA，5 VAC @ 2A，6.3 VAC @ 2A 在某電流時的并聯(lián)輸出電壓:- 安裝類型:底座安裝 尺寸/尺寸:102.36mm L x 67.31mm W 高度 - 座高（最大）:66.80mm 端接類型:導線引線
ST5-28 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:POWER TRANSFORMER
ST5-28B23 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*