- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52440F2 MAX 7000 CPLD 64 MC 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | ST52440F2 |
| 英文描述： | MAX 7000 CPLD 64 MC 100-TQFP |
| 中文描述： | 8位重癥監(jiān)護病房與定時器/脈寬調制。模擬比較器。可控硅/ PWM定時器。水分散粒劑。提供了8K存儲器 |
| 文件頁數(shù)： | 61/88頁 |
| 文件大?。?/td> | 1162K |
| 代理商： | ST52440F2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ST52T430/E430
11 SERIAL COMMUNICATION INTERFACE
The
Serial
Communication
Interface
(SCI)
integrated into the ST52x430 fuzzy processor
provides
a
general
purpose
shift
register
peripheral, which links several widely distributed
MCU’s through their SCI subsystem. SCI offers a
serial interface providing communication with
common baud rates up to 38,400 and flexible
character format.
SCI is a full-duplex UART-type asynchronous
system with standard Non Return to Zero (NRZ)
format for the transmitted/received bit. The length
of the transmitted word is 10/11 bits (1 start bit, 8/
9 data bits, 1 stop bit).
SCI is composed of three modules: Receiver,
Transmitter
and
Baud-Rate
Generator.
It is
configured by means of Configuration Registers 19
and 20.
WARNING: IN ORDER TO WORK PROPERLY
WITH SCI PERIPHERALS MAINTAINING THE
DESIRED BAUD RATE A SYSTEM CLOCK OF
ONLY 5, 10 OR 20 MHz MUST BE USED.
11.1 SCI Receiver block
The
SCI
Receiver
block
manages
the
synchronization of the serial data stream and
stores data characters. The SCI Receiver is mainly
formed by two sub-systems: Recovery Buffer
Block and SCDR_RX Block.
Figure 11.1 SCI transmitted word structures
The RE configuration bit (bit 1 of the Configuration
Register 20) enables the SCI Receiver when it is
set to “1”.
SCI receives data deriving from the RX/PC5 pin
and drives the Recovery Buffer Block, which is a
high-speed shift register operating at a clock
frequency (CLOCK_RX) that is 16 times higher
than the fixed baud rate (CLOCK_TX). This
sampling rate, higher than the Baud Rate clock
allows the detection of the START condition, Noise
error and Frame error.
Figure 11.2 SCI Block Diagram
SCI
RAM
SCDR_TX
LDPR 9 ram-i
or
LDPE 9 epr-i
Baud-Rate
Generator
LDRI ram-i 18
SHIFT REGISTER
SCDR_RX
RECOVERY BUFFER
RX/PC5
TX/PC4
SCI Transmitter
SCI Receiver
MCLK
RAM / EPROM
IR 18
OR 9
7
6
5
43
2
10
8
9
7
6
5
43
2
1
0
8
9
10
STOP
DATA
START
STOP
DATA
START
相關PDF資料 |
PDF描述 |
|---|---|
| ST52440F3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G2 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52501LF1 | MAX 7000 CPLD 128 MC 84-PLCC |
| ST52501LF2 | MAX 7000 CPLD 128 MC 100-TQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST52440F3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST5-24B19 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST525 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 200V V(BR)CEO | 5A I(C) | TO-3 |
發(fā)布緊急采購，3分鐘左右您將得到回復。