- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52440F2 MAX 7000 CPLD 64 MC 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | ST52440F2 |
| 英文描述： | MAX 7000 CPLD 64 MC 100-TQFP |
| 中文描述： | 8位重癥監(jiān)護病房與定時器/脈寬調(diào)制。模擬比較器?？煽毓? PWM定時器。水分散粒劑。提供了8K存儲器 |
| 文件頁數(shù)： | 27/88頁 |
| 文件大?。?/td> | 1162K |
| 代理商： | ST52440F2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ST52T430/E430
33/88
and the watchdog remain active. During WAIT
mode, Interrupts are enabled. The MCU will
remain in Wait mode until an Interrupt or a RESET
occurs, whereupon the Program Counter jumps to
the interrupt service routine or, if a RESET occurs,
at the beginning of the user program.
REMARK: In Wait mode the CPU clock does not
stop.
5.3.2 Halt Mode
Halt mode is MCU’s lowest power consumption
mode, which is entered by executing the HALT
instruction. The internal oscillator is turned off,
causing all internal processing to stop, including
the operations of the on-chip peripherals.
Figure 5.2 Reset Block Diagram
Figure 5.3 Simple Reset Circuit
Halt mode cannot be used when the watchdog
is enabled.
If the HALT instruction is executed while the
watchdog system is enabled, it will be skipped
without modifying the normal CPU operations.
The ICU can exit Halt mode after an external inter-
rupt or reset. The oscillator is then turned on and
stabilization time is provided before restarting
CPU operations. Stabilization time is 4096 CPU
clock cycles after the interrupt and 1.000.000 after
the Reset.
After the start up delay, the CPU restarts opera-
tions by serving the external interrupt routine.
Reset makes the ICU exit from HALT mode and
restart, after the delay, from the beginning of the
user program after the delay.
Warning: if the External Interrupt is disabled, the
ICU exits from the Halt mode and jumps to the
lower priority interrupt routine.
Figure 5.4 WAIT Flow Chart
WATCHDOG RESET
RESET
INTERNAL
RESET
Vcc
100
F
10k
2.2k
1 F
RESET
相關PDF資料 |
PDF描述 |
|---|---|
| ST52440F3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G2 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52501LF1 | MAX 7000 CPLD 128 MC 84-PLCC |
| ST52501LF2 | MAX 7000 CPLD 128 MC 100-TQFP |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52440F3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST5-24B19 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST525 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 200V V(BR)CEO | 5A I(C) | TO-3 |
發(fā)布緊急采購，3分鐘左右您將得到回復。