參數(shù)資料
型號： SM320VC33HFGM150
廠商： TEXAS INSTRUMENTS INC
元件分類： 數(shù)字信號處理
英文描述： 32-BIT, 75 MHz, OTHER DSP, CQFP164
封裝： NCTB, CERAMIC, MO-113AA, QFP-164
文件頁數(shù)： 32/56頁
文件大?。?/td> 669K
代理商： SM320VC33HFGM150
SM320VC33, SMJ320VC33
DIGITAL SIGNAL PROCESSOR
SGUS034E - FEBRUARY 2001 - REVISED OCTOBER 2002
38
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251-1443
reset timing
RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings
are met, the exact sequence shown in Figure 27 occurs; otherwise, an additional delay of one clock cycle is
possible.
The asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
Resetting the device initializes the bus control register to seven software wait states and therefore results in slow
external accesses until these registers are initialized.
HOLD is a synchronous input that can be asserted during reset. It can take nine CPU cycles before HOLDA
is granted.
The following table defines the timing parameters for the RESET signal. The numbers shown in Figure 27
correspond with those in the NO. column of the following table.
timing requirements for RESET (see Figure 27)
MIN
MAX
UNIT
tsu(RESET-EXTCLKL)
Setup time, RESET before EXTCLK low
5*
P - 7*
ns
tsu(RESETH-H1L)
Setup time, RESET high before H1 low and after ten H1 clock cycles
5
ns
* Not production tested
P = tc(EXTCLK)
switching characteristics over recommended operating conditions for RESET (see Figure 27)
PARAMETER
MIN*
MAX*
UNIT
td(EXTCLKH-H1H)
Delay time, EXTCLK high to H1 high
2
7
ns
td(EXTCLKH-H1L)
Delay time, EXTCLK high to H1 low
2
7
ns
td(EXTCLKH-H3L)
Delay time, EXTCLK high to H3 low
2
7
ns
td(EXTCLKH-H3H)
Delay time, EXTCLK high to H3 high
2
7
ns
tdis(H1H-DZ)
Disable time, Data (high impedance) from H1 high
6
ns
tdis(H3H-AZ)
Disable time, Address (high impedance) from H3 high
6
ns
td(H3H-CONTROLH)
Delay time, H3 high to control signals high
3
ns
td(H1H-RWH)
Delay time, H1 high to R/W high
3
ns
td(H1H-IACKH)
Delay time, H1 high to IACK high
3
ns
tdis(RESETL-ASYNCH)
Disable time, Asynchronous reset signals disabled (high impedance) from RESET
low§
6
ns
* Not production tested
High impedance for Dbus is limited to nominal bus keeper ZOUT = 15 k.
§ Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLK0/1.
相關(guān)PDF資料
PDF描述
SM34020AHTM32 GRAPHICS PROCESSOR, CQFP132
SM563 4-BIT, MROM, MICROCONTROLLER, PQFP64
SM565 4-BIT, MROM, MICROCONTROLLER, PQFP100
SM5K7 4-BIT, MROM, MICROCONTROLLER
SM5L3 4-BIT, MROM, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320VC33PGEA120EP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC EP Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320VC5409-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
SM320VC5409GGU10EP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fxd-pt Dig Sig Proc Mil enhanced RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320VC5416-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:SM320VC5416-EP Fixed-Point Digital Signal Processor
SM320VC5416GGU16EP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fxd-pt Dig Sig Proc Mil enhanced RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*