- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359756 > S29GL128P11FFIR12 (SPANSION LLC) 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology PDF資料下載
參數(shù)資料
| 型號(hào)： | S29GL128P11FFIR12 |
| 廠商： | SPANSION LLC |
| 元件分類： | DRAM |
| 英文描述： | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| 中文描述： | 128M X 1 FLASH 3V PROM, 110 ns, PBGA64 |
| 封裝： | 13 X 11 MM, 1 MM PITCH, LEAD FREE, FBGA-64 |
| 文件頁數(shù)： | 11/77頁 |
| 文件大?。?/td> | 2121K |
| 代理商： | S29GL128P11FFIR12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
November 8, 2007 S29GL-P_00_A7
S29GL-P MirrorBit
Flash Family
11
D a t a
S h e e t
( P r e l i m i n a r y )
2.
Input/Output Descriptions & Logic Symbol
Table 2.1
identifies the input and output package connections provided on the device.
Table 2.1
Input/Output Descriptions
Symbol
Type
Description
A25–A0
Input
Address lines for GL01GP
A24–A0 for GL512P
A23–A0 for GL256P,
A22–A0 for GL128P.
DQ14–DQ0
I/O
Data input/output.
DQ15/A-1
I/O
DQ15: Data input/output in word mode.
A-1: LSB address input in byte mode.
CE#
Input
Chip Enable.
OE#
Input
Output Enable.
WE#
Input
Write Enable.
V
CC
V
IO
V
SS
NC
Supply
Device Power Supply.
Supply
Versatile IO Input.
Supply
Ground.
No Connect
Not connected internally.
RY/BY#
Output
Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At
V
IL
, the device is actively erasing or programming. At High Z, the device is in ready.
Selects data bus width. At VIL, the device is in byte configuration and data I/O pins DQ0-
DQ7 are active and DQ15/A-1 becomes the LSB address input. At VIH, the device is in
word configuration and data I/O pins DQ0-DQ15 are active.
BYTE#
Input
RESET#
Input
Hardware Reset. Low = device resets and returns to reading array data.
WP#/ACC
Input
Write Protect/Acceleration Input. At V
IL
, disables program and erase functions in the
outermost sectors. At V
HH
, accelerates programming; automatically places device in
unlock bypass mode. Should be at V
IH
for all other conditions. WP# has an internal pull-
up; when unconnected, WP# is at V
IH
.
Reserved for future use.
RFU
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S29GL128P11FFIV10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11FFIV12 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TAI010 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TAI012 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
| S29GL128P11TAIR10 | 3.0 Volt-only Page Mode Flash Memory featuring 90 nm MirrorBit Process Technology |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S29GL128P11FFIS10 | 制造商:Spansion 功能描述:IC 128M PAGE-MODE FLASH MEMORY - Trays |
| S29GL128P11FFIS30 | 制造商:Spansion 功能描述:IC 128M PAGE-MODE FLASH MEMORY - Trays |
| S29GL128P11FFIS33 | 制造商:Spansion 功能描述:IC 128M PAGE-MODE FLASH MEMORY - Tape and Reel |
| S29GL128P11FFIS40 | 制造商:Spansion 功能描述:IC 128M PAGE-MODE FLASH MEMORY - Bulk |
| S29GL128P11FFIS43 | 制造商:Spansion 功能描述:IC 128M PAGE-MODE FLASH MEMORY - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。