參數(shù)資料
型號(hào): S1C60N08F0A0100
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 110/145頁
文件大?。?/td> 1118K
代理商: S1C60N08F0A0100
S1C60N08 TECHNICAL HARDWARE
EPSON
I-55
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)
4.10.4 Control of stopwatch timer
Table 4.10.4.1 list the stopwatch timer control bits and their addresses.
Table 4.10.4.1 Control bits of stopwatch timer
Address
Comment
D3
D2
Register
D1
D0
Name
Init 1
10
2E1H
SWL3
SWL2
SWL1
SWL0
R
SWL3
SWL2
SWL1
SWL0
0
MSB
Stopwatch timer 1/100 sec data (BCD)
LSB
2E2H
SWH3
SWH2
SWH1
SWH0
R
SWH3
SWH2
SWH1
SWH0
0
MSB
Stopwatch timer 1/10 sec data (BCD)
LSB
2E6H
HLMOD
BLD0 EISWIT1 EISWIT0
R/W
R
R/W
HLMOD
BLD0
EISWIT1
EISWIT0
0
Heavy load
Low
Enable
Normal
Mask
Heavy load protection mode register
Sub-BLD evaluation data
Interrupt mask register (stopwatch 1 Hz)
Interrupt mask register (stopwatch 10 Hz)
2EAH
IK1
IK0
SWIT1
SWIT0
R
IK1 4
IK0 4
SWIT1 4
SWIT0 4
0
Yes
No
Interrupt factor flag (K10)
Interrupt factor flag (K00–K03)
Interrupt factor flag (stopwatch 1 Hz)
Interrupt factor flag (stopwatch 10 Hz)
1
2
Initial value at initial reset
Not set in the circuit
3
4
Always "0" being read
Reset (0) immediately after being read
5 Undefined
2EEH
TMRST SWRUN SWRST
IOC0
WR/W
TMRST3
SWRUN
SWRST3
IOC0
Reset
0
Reset
0
Reset
Run
Reset
Output
Stop
Input
Clock timer reset
Stopwatch timer Run/Stop
Stopwatch timer reset
I/O control register 0 (P00–P03)
SWL0–SWL3: Stopwatch timer 1/100 sec (2E1H)
Data (BCD) of the 1/100 sec column of the stopwatch timer can be read out. These four bits are read-only,
and cannot be used for writing operations.
At initial reset, the timer data is set to "0H".
SWH0–SWH3: Stopwatch timer 1/10 sec (2E2H)
Data (BCD) of the 1/10 sec column of the stopwatch timer can be read out. These four bits are read-only,
and cannot be used for writing operations.
At initial reset, the timer data is set to "0H".
EISWIT0, EISWIT1: Interrupt mask registers (2E6HD0 and D1)
These registers are used to select whether to mask the stopwatch timer interrupt.
When "1" is written : Enabled
When "0" is written : Masked
Read-out : Valid
The interrupt mask registers (EISWIT0, EISWIT1) are used to separately select whether to mask the 10 Hz
and 1 Hz interrupts.
At initial reset, these registers are both set to "0".
相關(guān)PDF資料
PDF描述
S1C621C0D 4-BIT, MROM, 1.3 MHz, MICROCONTROLLER, UUC74
S1C62480D 4-BIT, MROM, 2.3 MHz, MICROCONTROLLER, UUC135
S1C62440F 4-BIT, MROM, 2.3 MHz, MICROCONTROLLER, PQFP128
S1C62740D 4-BIT, MROM, 1.3 MHz, MICROCONTROLLER, UUC109
S1C62920D 4-BIT, MROM, 1.3 MHz, MICROCONTROLLER, UUC63
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C60N16 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C60R08 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63004 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller
S1C63008 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller
S1C63016 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller