參數(shù)資料
型號： RH80530GZ009512
元件分類： 微處理器
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 79/89頁
文件大小： 1672K
代理商： RH80530GZ009512
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
79
DRDY# (I/O - AGTL)
The DRDY# (Data Ready) signal is asserted by the data driver on each data transfer, indicating valid
data on the data bus. In a multi-cycle data transfer, DRDY# can be deasserted to insert idle clocks.
This signal must be connected to the appropriate pins/balls on both agents on the system bus.
DPSLP# (I - 1.5V Tolerant)
The DPSLP# (Deep Sleep) signal, when asserted in the Quick Start state, causes the processor to enter
the Deep Sleep state. In order to return to the Quick Start state BCLK, BCLK# must be running and
the DPSLP# pin must be deasserted.
EDGCTRLP (I-Analog)
The EDGCTRLP (Edge Rate Control) signal is used to configure the edge rate of the AGTL output
buffers. Connect the signal to V
SS
with a 110-
, 1% resistor.
FERR# (O - 1.5V Tolerant Open-drain)
The FERR# (Floating-point Error) signal is asserted when the processor detects an unmasked floating-
point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and it is included for
compatibility with systems using DOS-type floating-point error reporting.
FLUSH# (I - 1.5V Tolerant)
When the FLUSH# (Flush) input signal is asserted, the processor writes back all internal cache lines in
the Modified state and invalidates all internal cache lines. At the completion of a flush operation, the
processor issues a Flush Acknowledge transaction. The processor stops caching any new data while the
FLUSH# signal remains asserted.
On the active-to-inactive transition of RESET#, each processor bus agent samples FLUSH# to
determine its power-on configuration.
GHI# (I - 1.25V)
The GHI# signal controls the selection of the operating mode bus ratio in a Mobile Intel Pentium III
Processor-M. This signal is latched on exit from the Deep Sleep state and determines which of two bus
ratios is selected for operation. This signal is ignored when the processor is not in the Deep Sleep state.
This signal has an on-die pull-up to V
CCT
and should be driven with an Open-drain driver with no
external pull-up.
HIT# (I/O - AGTL), HITM# (I/O - AGTL)
The HIT# (Snoop Hit) and HITM# (Hit Modified) signals convey transaction snoop operation results,
and must be connected to the appropriate pins/balls on both agents on the system bus. Either bus agent
can assert both HIT# and HITM# together to indicate that it requires a snoop stall, which can be
continued by reasserting HIT# and HITM# together.
IERR# (O - 1.5V Tolerant Open-drain)
The IERR# (Internal Error) signal is asserted by the processor as the result of an internal error.
Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the system bus. This
transaction may optionally be converted to an external error signal (e.g., NMI) by system logic. The
相關PDF資料
PDF描述
RH80530NZ001256 Microprocessor
RH80530NZ004256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ006256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ009256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530WZ014256 Microprocessor
相關代理商/技術參數(shù)
參數(shù)描述
RH80530GZ866512 制造商:Rochester Electronics LLC 功能描述:MOBILE P3 PROCESSOR; 866 MHZ; 512K OD; 1.4V; BGA2 - Bulk
RH80530MZ733256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ001256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ001256S L6AB 制造商:Intel 功能描述:MPU Celeron? Processor 64-Bit 0.13um 1GHz 478-Pin uFCPGA
RH80530NZ004256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*