參數(shù)資料
型號(hào): RH80530GZ009512
元件分類: 微處理器
英文描述: Microprocessor
中文描述: 微處理器
文件頁數(shù): 73/89頁
文件大?。?/td> 1672K
代理商: RH80530GZ009512
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
73
7.
Processor Initialization and
Configuration
7.1
Description
The Mobile Intel Pentium
III
Processor-M has some configuration options that are determined by
hardware and some that are determined by software. The processor samples its hardware configuration
at reset on the active-to-inactive transition of RESET#. The
P6 Family of Processors Developer’s
Manual
describes these configuration options. Some of the configuration options for the Mobile Intel
Pentium
III
Processor-M are described in the remainder of this section.
7.1.1
Quick Start Enable
Quick Start enabling is mandatory on the Mobile Intel Pentium
III
Processor-M by strapping A15# low.
When the STPCLK# signal is asserted it will enter the Quick Start state when A15# is sampled active
on the RESET# signal’s active-to-inactive transition. The Quick Start state supports snoops from the
bus priority device but it does not support symmetric master snoops nor is the latching of interrupts
supported. A “1” in bit position 5 of the Power-on Configuration register indicates that the Quick Start
state has been enabled.
7.1.2
System Bus Frequency
The current generation Mobile Intel Pentium
III
Processor-M will only function with a system bus
frequency of 133 MHz. The Low Voltage Mobile Intel Pentium
III
Processor-M will support both 100-
MHz and 133-MHz bus frequencies. The Ultra Low Voltage Mobile Intel Pentium
III
Processor-M
will support both 100-MHz and 133-MHz bus frequencies (see product features section for specific
supported frequencies). Bit positions 18 to 19 of the Power-on Configuration register indicates at
which speed a processor will run.
7.1.3
APIC Enable
The processor APIC must be hardware enabled by pulling the PICD[1:0] signals separately up to 1.5V
and supplying an active PICCLK to the processor. Software can be used to disable the APIC if it is not
being used, after PICD[1:0] are sampled high when RESET# is deasserted and the processor has
started executing instructions.
7.2
Clock Frequencies and Ratios
The Mobile Intel Pentium
III
Processor-M uses a clock design in which the bus clock is multiplied by a
ratio to produce the processor’s internal (or “core”) clock. The ratio used is programmed into the
processor during manufacturing. The bus ratio programmed into the processor is visible in bit positions
相關(guān)PDF資料
PDF描述
RH80530NZ001256 Microprocessor
RH80530NZ004256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ006256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ009256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530WZ014256 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80530GZ866512 制造商:Rochester Electronics LLC 功能描述:MOBILE P3 PROCESSOR; 866 MHZ; 512K OD; 1.4V; BGA2 - Bulk
RH80530MZ733256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ001256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ001256S L6AB 制造商:Intel 功能描述:MPU Celeron? Processor 64-Bit 0.13um 1GHz 478-Pin uFCPGA
RH80530NZ004256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC