參數(shù)資料
型號(hào)： RH80530GZ009512
元件分類： 微處理器
英文描述： Microprocessor
中文描述： 微處理器
文件頁數(shù)： 35/89頁
文件大?。?/td> 1672K
代理商： RH80530GZ009512
Mobile Intel
Pentium
III Processor-M Datasheet
298340-002
Datasheet
35
3.7
AC Specifications
3.7.1
System Bus, Clock, APIC, TAP, CMOS, and Open-drain AC
Specifications
All system bus AC specifications for the AGTL signal group are relative to the crossing point of the
rising edge of the BCLK input and falling edge of the BCLK# input. All AGTL timings are referenced
to V
REF
for both “0” and “1” logic levels unless otherwise specified. All APIC, TAP, CMOS, and
Open-drain signals except PWRGOOD are referenced to 1.0V. All minimum and maximum
specifications are at points within the power supply ranges shown in Table 9 through Table 15 and
junction temperatures (Tj) in the range 0
°
C to 100
°
C. Tj
must
be less than or equal to 100
°
C for all
functional processor states.
Table 19. System Bus Clock AC Specifications (Differential)
1
Symbol
Parameter
Min
Typ
Max
Unit
Figure
Notes
System Bus Frequency
133
MHz
T1
BCLK Period - average
7.5
7.7
ns
8
Note 2
T1abs
BCLK Period – Instantaneous minimum
7.3
ns
8
Note 2
T2
BCLK Cycle to Cycle Jitter
200
ps
8
Notes 2, 3, 4
T5
BCLK Rise Time
175
175
467
550
ps
8
Notes 2, 6, 8
Notes 2, 6, 9
T6
BCLK Fall Time
175
175
467
550
ps
8
Notes 2, 6, 8
Notes 2, 6, 9
Vcross for 1V swing
0.51
0.76
V
7
Note 7
Rise/Fall Time Matching
325
ps
7
Note 5
BCLK Duty Cycle
45%
55%
8
Note 2
NOTES:
1.
All AC timings for AGTL and CMOS signals are referenced to the BCLK and BCLK# crossing point.
2.
Measured on differential waveform: defined as (BCLK - BCLK#).
3.
Not 100% tested. Specified by design/characterization.
4.
Due to the difficulty of accurately measuring clock jitter in a system, it is recommended that the clock driver be
designed to meet a period stability specification into a test load of 10 to 20pF. This should be measured on the
rising edge of adjacent BCLKs at the BCLK, BCLK# crossing point. The jitter present must be accounted for as
a component of BCLK skew between devices. Period difference is measured around 0V crossing points.
5.
Measurement taken from common mode waveform, measure rise/fall time from 0.41 to 0.86V. Rise/fall time
matching is defined as “the instantaneous difference between maximum BCLK rise (fall) and minimum BCLK#
fall (rise) time, or minimum BCLK rise (fall) and maximum BCLK# fall (rise) time ”. This parameter is designed to
guard waveform symmetry.
6.
Rise time is measured from -0.35V to 0.35V and fall time is measured from 0.35V to -0.35V.
7.
Measured on common mode waveform - includes every rise/fall crossing.
8.
Measured at the package ball for the Micro-FCBGA package.
9.
Measured at the socket pin for the Micro-FCPGA package.
相關(guān)PDF資料
PDF描述
RH80530NZ001256 Microprocessor
RH80530NZ004256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ006256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530NZ009256 MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
RH80530WZ014256 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RH80530GZ866512 制造商:Rochester Electronics LLC 功能描述:MOBILE P3 PROCESSOR; 866 MHZ; 512K OD; 1.4V; BGA2 - Bulk
RH80530MZ733256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ001256 制造商:Rochester Electronics LLC 功能描述:- Bulk
RH80530NZ001256S L6AB 制造商:Intel 功能描述:MPU Celeron? Processor 64-Bit 0.13um 1GHz 478-Pin uFCPGA
RH80530NZ004256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|PGA|478PIN|CERAMIC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*