
Page xlix of liv
46.3.2
PWM Polarity Register_n (PWPR_n) (n = 1, 2)............................................. 2550
46.3.3
PWM Counter_n (PWCNT_n) (n = 1, 2)........................................................ 2551
46.3.4
PWM Cycle Register_n (PWCYR_n) (n = 1, 2)............................................. 2551
46.3.5
PWM Duty Registers_nA, nC, nE, nG
(PWDTR_nA, PWDTR_nC, PWDTR_nE, PWDTR_nG) (n = 1, 2).............. 2552
46.3.6
PWM Buffer Registers_nA, nC, nE, nG
(PWBFR_nA, PWBFR_nC, PWBFR_nE, PWBFR_nG) (n = 1, 2)................ 2555
46.3.7
PWM Buffer Transfer Control Register (PWBTCR)...................................... 2556
46.4
Bus Master Interface ....................................................................................................... 2557
46.4.1
16-Bit Data Registers...................................................................................... 2557
46.4.2
8-Bit Data Registers........................................................................................ 2557
46.5
Operation ........................................................................................................................ 2558
46.5.1
PWM Operation .............................................................................................. 2558
46.5.2
Buffer Transfer Control .................................................................................. 2559
46.6
Usage Note...................................................................................................................... 2560
46.6.1
Conflict between Buffer Register Write and Compare Match ........................ 2560
Section 47 On-Chip RAM ...............................................................................2561
47.1
Features........................................................................................................................... 2561
47.2
Usage Notes .................................................................................................................... 2564
47.2.1
Page Conflict................................................................................................... 2564
47.2.2
RAME and RAMWE Bits .............................................................................. 2564
47.2.3
Data Retention ................................................................................................ 2565
Section 48 General Purpose I/O Ports .............................................................2567
48.1
Features........................................................................................................................... 2567
48.2
Register Descriptions ...................................................................................................... 2577
48.2.1
Port A I/O Register 0 (PAIOR0)..................................................................... 2580
48.2.2
Port A Data Register 0 (PADR0).................................................................... 2580
48.2.3
Port A Port Register 0 (PAPR0) ..................................................................... 2581
48.2.4
Port B Control Registers 0 to 5 (PBCR0 to PBCR5) ...................................... 2582
48.2.5
Port B I/O Registers 0, 1 (PBIOR0, PBIOR1) ................................................ 2594
48.2.6
Port B Data Registers 0, 1 (PBDR0, PBDR1) ................................................ 2595
48.2.7
Port B Port Registers 0, 1 (PBPR0, PBPR1)................................................... 2597
48.2.8
Port C Control Registers 0 to 2 (PCCR0 to PCCR2) ...................................... 2599
48.2.9
Port C I/O Register 0 (PCIOR0) ..................................................................... 2602
48.2.10
Port C Data Register 0 (PCDR0) .................................................................... 2603
48.2.11
Port C Port Register 0 (PCPR0)...................................................................... 2604
48.2.12
Port D Control Register 0 to 3 (PDCR0 to PDCR3) ....................................... 2605
48.2.13
Port D I/O Register 0 (PDIOR0)..................................................................... 2611