
Page xi of liv
5.7.1
Oscillation Stabilizing Time of the On-chip Crystal Oscillator ........................ 138
5.7.2
Oscillation Stabilizing Time of the PLL circuit ................................................ 138
5.8
Notes on Board Design ..................................................................................................... 139
5.8.1
Note on Using a PLL Oscillation Circuit.......................................................... 139
5.9
Definition of Modulation Rate and Frequency in the SSCG Specification....................... 140
Section 6 Exception Handling ...........................................................................141
6.1
Overview........................................................................................................................... 141
6.1.1
Types of Exception Handling and Priority........................................................ 141
6.1.2
Exception Handling Operations ........................................................................ 142
6.1.3
Exception Handling Vector Table..................................................................... 144
6.2
Resets................................................................................................................................ 147
6.2.1
Input/Output Pins .............................................................................................. 147
6.2.2
Types of Reset .................................................................................................. 147
6.2.3
Power-On Reset ................................................................................................ 149
6.2.4
Manual Reset .................................................................................................... 150
6.3
Address Errors ..................................................................................................................152
6.3.1
Address Error Sources ...................................................................................... 152
6.3.2
Address Error Exception Handling ................................................................... 153
6.4
Register Bank Errors......................................................................................................... 153
6.4.1
Register Bank Error Sources............................................................................. 153
6.4.2
Register Bank Error Exception Handling ......................................................... 154
6.5
Interrupts........................................................................................................................... 154
6.5.1
Interrupt Sources............................................................................................... 154
6.5.2
Interrupt Priority Level ..................................................................................... 155
6.5.3
Interrupt Exception Handling ........................................................................... 156
6.6
Exceptions Triggered by Instructions ............................................................................... 157
6.6.1
Types of Exceptions Triggered by Instructions ................................................ 157
6.6.2
Trap Instructions ............................................................................................... 158
6.6.3
Slot Illegal Instructions ..................................................................................... 158
6.6.4
General Illegal Instructions............................................................................... 159
6.6.5
Integer Division Exceptions.............................................................................. 159
6.6.6
FPU Exceptions ................................................................................................ 160
6.7
When Exception Sources Are Not Accepted .................................................................... 161
6.8
Stack Status after Exception Handling Ends..................................................................... 161
6.9
Usage Notes ...................................................................................................................... 163
6.9.1
Value of Stack Pointer (SP) .............................................................................. 163
6.9.2
Value of Vector Base Register (VBR) .............................................................. 163
6.9.3
Address Errors Caused by Stacking of Address Error Exception Handling ..... 163
6.9.4
Interrupt Control via Modification of Interrupt Mask Bits ............................... 163