
Page xv of liv
11.3.7
DMA Reload Transfer Count Registers (RDMATCR)..................................... 440
11.3.8
DMA Operation Register (DMAOR) ............................................................... 441
11.3.9
DMA Extension Resource Selectors 0 to 7 (DMARS0 to DMARS7) .............. 445
11.4
Operation .......................................................................................................................... 451
11.4.1
Transfer Flow.................................................................................................... 451
11.4.2
DMA Transfer Requests ................................................................................... 453
11.4.3
Channel Priority ................................................................................................ 461
11.4.4
DMA Transfer Types........................................................................................ 461
11.4.5
Number of Bus Cycles and DREQ Pin Sampling Timing ................................ 470
11.5
Usage Notes ...................................................................................................................... 473
11.5.1
Timing of DACK and TEND Outputs .............................................................. 473
Section 12 Multi-Function Timer Pulse Unit 2 .................................................475
12.1
Features............................................................................................................................. 475
12.2
Input/Output Pins.............................................................................................................. 480
12.3
Register Descriptions ........................................................................................................ 481
12.3.1
Timer Control Register (TCR).......................................................................... 485
12.3.2
Timer Mode Register (TMDR) ......................................................................... 489
12.3.3
Timer I/O Control Register (TIOR) .................................................................. 492
12.3.4
Timer Interrupt Enable Register (TIER) ........................................................... 510
12.3.5
Timer Status Register (TSR)............................................................................. 513
12.3.6
Timer Buffer Operation Transfer Mode Register (TBTM)............................... 518
12.3.7
Timer Input Capture Control Register (TICCR) ............................................... 519
12.3.8
Timer A/D Converter Start Request Control Register (TADCR) ..................... 521
12.3.9
Timer A/D Converter Start Request Cycle Set Registers
(TADCORA_4 and TADCORB_4) .................................................................. 524
12.3.10
Timer A/D Converter Start Request Cycle Set Buffer Registers
(TADCOBRA_4 and TADCOBRB_4)............................................................. 524
12.3.11
Timer Counter (TCNT)..................................................................................... 525
12.3.12
Timer General Register (TGR) ......................................................................... 525
12.3.13
Timer Start Register (TSTR) ............................................................................ 526
12.3.14
Timer Synchronous Register (TSYR)............................................................... 527
12.3.15
Timer Read/Write Enable Register (TRWER) ................................................. 529
12.3.16
Timer Output Master Enable Register (TOER) ................................................ 530
12.3.17
Timer Output Control Register 1 (TOCR1) ...................................................... 532
12.3.18
Timer Output Control Register 2 (TOCR2) ...................................................... 535
12.3.19
Timer Output Level Buffer Register (TOLBR) ................................................ 538
12.3.20
Timer Gate Control Register (TGCR) .............................................................. 539
12.3.21
Timer Subcounter (TCNTS) ............................................................................. 541
12.3.22
Timer Dead Time Data Register (TDDR)......................................................... 542