
Page xxxv of liv
30.4.65
Chroma Filter TAP Coefficient (NB_F0 to NB_F8) Registers for
Y/C Separation (YCTNB_F0 to YCTNB_F8) ................................................ 1839
30.4.66
Luminance (Y) Signal Gain Control Register (YGAINCR) ........................... 1841
30.4.67
Color Difference (Cb) Signal Gain Control Register (CBGAINCR).............. 1842
30.4.68
Color Difference (Cr) Signal Gain Control Register (CRGAINCR) .............. 1843
30.4.69
PGA Register Update (PGA_UPDATE) ........................................................ 1844
30.4.70
PGA Control Register (PGACR) .................................................................... 1845
30.4.71
ADC Control Register 2 (ADCCR2) .............................................................. 1847
30.5
Operation ........................................................................................................................ 1848
30.5.1
Overview......................................................................................................... 1848
30.5.2
A/D Converter for Video Signal Input............................................................ 1850
30.5.3
Sync Separator Circuit .................................................................................... 1853
30.5.4
Burst Controlled Oscillator (BCO) ................................................................. 1858
30.5.5
Y/C Separator Circuit ..................................................................................... 1860
30.5.6
Chroma Decoding Circuit ............................................................................... 1870
30.5.7
Digital Clamp Circuit...................................................................................... 1872
30.5.8
Output Control Circuit .................................................................................... 1874
30.6
Recommended Setting .................................................................................................... 1876
30.7
Connection Example....................................................................................................... 1882
Section 31 Video Display Controller 4 (1): Overview ...................................1883
31.1
Features........................................................................................................................... 1883
31.2
Block Diagram................................................................................................................ 1887
31.3
Input/Output Pins............................................................................................................ 1888
31.4
Clocks ............................................................................................................................. 1889
31.5
Hsync and Vsync Signals................................................................................................ 1890
Section 32 Video Display Controller 4 (2): Input Controller .........................1893
32.1
Input Controller Functions.............................................................................................. 1893
32.1.1
Overview of Functions.................................................................................... 1893
32.1.2
Updating Registers of External Signal Input Block and
Sync Signal Adjustment Block ....................................................................... 1894
32.1.3
Selecting Input Signals ................................................................................... 1895
32.1.4
Controlling Externally Input Video Signals.................................................... 1896
32.1.5
Selecting Clock Edge for Externally Input Signals......................................... 1897
32.1.6
Externally Input Sync Signal Inversion Control ............................................. 1898
32.1.7
Bit Allocation of Externally Input Video Image Signals ................................ 1898
32.1.8
Typical Signal Timing of BT601 Format........................................................ 1903
32.1.9
Typical Signal Timing of BT656 Format........................................................ 1906
32.1.10
SAV/EAV Code in BT656 Format ................................................................. 1908