參數資料
型號: R1Q2A3609BBG-50RB
元件分類: SRAM
英文描述: 4M X 9 QDR SRAM, PBGA165
封裝: 15 X 17 MM, 1 MM PITCH, LEAD FREE, PLASTIC, LBGA-165
文件頁數: 8/26頁
文件大小: 341K
代理商: R1Q2A3609BBG-50RB
R1Q2A3636B/R1Q2A3618B/R1Q2A3609B
REJ03C0341-0003 Rev.0.03 Apr. 11, 2008
Page 16 of 24
Timing Waveforms
Read and Write Timing
1
2
34
56
78
910
11
12
13
14
15
16
17
K
Q00
Q01
Q20
Q21
Q40
Q41
Q60
Q61
tKHDX
tDVKH
tKHDX
tDVKH
/K
/R
/W
Address
Data in
tCHQV
-tCHQX
tCHQV
-tCHQX
tCQHQV
-tCQHQX
-tCHQX1
tCHQZ
tCHCQV
-tCHCQX
tCHCQV
-tCHCQX
tKHKH
tKHKL
tKLKH
tKH/KH
t/KHKH
tKHKH
tKHKL
tKLKH
tKH/KH
t/KHKH
tKHCH
Data out
CQ
/CQ
C
/C
tKHAX
tAVKH
tKHIX
tIVKH
READ
WRITE
NOP
READ
WRITE
READ
WRITE
NOP
WRITE
READ
WRITE
NOP
tKHIX
tIVKH
A2
A1
A4
A3
A5
A7
A6
A8
D10
D11
D30
D31
D50
D51
D70
D71
D80
D81
A0
Notes: 1. Q00 refers to output from address A0+0. Q01 refers to output from the next internal burst address following
A0, i.e., A0+1.
2. Outputs are disable (high-Z) one clock cycle after a NOP.
3. In this example, if address A0 = A1, then data Q00 = D10, Q01 = D11. Write data is forwarded immediately
as read results.
4. To control read and write operations, /BW signals must operate at the same timing as Data in.
相關PDF資料
PDF描述
R1RP0408DGE-2PR 512K X 8 STANDARD SRAM, 12 ns, PDSO36
R251.375 Axial Lead and Cartridge Fuses - Subminiature
R253.750 Axial Lead and Cartridge Fuses - Subminiature
R284C0341008 INTERCONNECTION DEVICE
R29683ASM/883B 2K X 8 OTPROM, 85 ns, CDIP24
相關代理商/技術參數
參數描述
R1Q2A3609BBG-60R 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:36-Mbit QDR?II SRAM 2-word Burst
R1Q2A3609RBG-40RB0 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:36-Mbit QDR?II SRAM 2-word Burst
R1Q2A3609RBG-40RS0 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:36-Mbit QDR?II SRAM 2-word Burst
R1Q2A3609RBG-40RT0 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:36-Mbit QDR?II SRAM 2-word Burst
R1Q2A3609RBG-50RB0 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:36-Mbit QDR?II SRAM 2-word Burst