參數(shù)資料
型號: PIC18F46J50-I/PT
廠商: Microchip Technology
文件頁數(shù): 117/164頁
文件大?。?/td> 0K
描述: IC PIC MCU FLASH 64KB 44-TQFP
產(chǎn)品培訓(xùn)模塊: XLP Deep Sleep Mode
PIC18 J Series MCU Overview
PIC18F MPLAB® Starter Kit
8-bit PIC® Microcontroller Portfolio
標(biāo)準(zhǔn)包裝: 160
系列: PIC® XLP™ 18F
核心處理器: PIC
芯體尺寸: 8-位
速度: 48MHz
連通性: I²C,SPI,UART/USART,USB
外圍設(shè)備: 欠壓檢測/復(fù)位,DMA,POR,PWM,WDT
輸入/輸出數(shù): 34
程序存儲器容量: 64KB(32K x 16)
程序存儲器類型: 閃存
RAM 容量: 3.8K x 8
電壓 - 電源 (Vcc/Vdd): 2.15 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 13x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-TQFP
包裝: 托盤
產(chǎn)品目錄頁面: 657 (CN2011-ZH PDF)
配用: AC164330-ND - MODULE SKT FOR 44TQFP 18F45J10
PIC18F46J50 FAMILY
DS39931D-page 56
2011 Microchip Technology Inc.
4.6.5
DEEP SLEEP BROWN-OUT RESET
(DSBOR)
The Deep Sleep module contains a dedicated Deep Sleep
BOR (DSBOR) circuit. This circuit may be optionally
enabled through the DSBOREN Configuration bit.
The DSBOR circuit monitors the VDD supply rail
voltage. The behavior of the DSBOR circuit is
4.6.6
RTCC PERIPHERAL AND DEEP
SLEEP
The RTCC can operate uninterrupted during Deep
Sleep mode. It can wake the device from Deep Sleep
by configuring an alarm.
The RTCC clock source is configured with the
RTCOSC bit (CONFIG3L<1>). The available reference
clock sources are the INTRC and T1OSC/T1CKI. If the
INTRC is used, the RTCC accuracy will directly depend
on the INTRC tolerance.For more information on
configuring the RTCC peripheral, see Section 17.0
4.6.7
TYPICAL DEEP SLEEP SEQUENCE
This section gives the typical sequence for using the Deep
Sleep mode. Optional steps are indicated, and additional
information is given in notes at the end of the procedure.
1.
Enable DSWDT (optional).(1)
2.
Configure DSWDT clock source (optional).(2)
3.
Enable DSBOR (optional).(1)
4.
Enable RTCC (optional).(3)
5.
Configure the RTCC peripheral (optional).(3)
6.
Configure the ULPWU peripheral (optional).(4)
7.
Enable the INT0 Interrupt (optional).
8.
Context save SRAM data by writing to the
DSGPR0 and DSGPR1 registers (optional).
9.
Set the REGSLP bit (WDTCON<7>) and clear
the IDLEN bit (OSCCON<7>).
10. If using an RTCC alarm for wake-up, wait until
the RTCSYNC bit (RTCCFG<4>) is clear.
11. Enter Deep Sleep mode by setting the DSEN bit
(DSCONH<7>) and issuing a SLEEP instruction.
These two instructions must be executed
back-to-back.
12. Once a wake-up event occurs, the device will
perform a Power-on Reset sequence. Code
execution resumes at the device’s Reset vector.
13. Determine if the device exited Deep Sleep by
reading the Deep Sleep bit, DS (WDTCON<3>).
This bit will be set if there was an exit from Deep
Sleep mode.
14. Clear the Deep Sleep bit, DS (WDTCON<3>).
15. Determine the wake-up source by reading the
DSWAKEH and DSWAKEL registers.
16. Determine if a DSBOR event occurred during
Deep Sleep mode by reading the DSBOR bit
(DSCONL<1>).
17. Read the DSGPR0 and DSGPR1 Context Save
registers (optional).
18. Clear the RELEASE bit (DSCONL<0>).
4.6.8
DEEP SLEEP FAULT DETECTION
If during Deep Sleep, the device is subjected to
unusual operating conditions, such as an Electrostatic
Discharge (ESD) event, it is possible that internal cir-
cuit states used by the Deep Sleep module could
become corrupted. If this were to happen, the device
may exhibit unexpected behavior, such as a failure to
wake back up.
In order to prevent this type of scenario from occurring,
the
Deep
Sleep
module
includes
automatic
self-monitoring capability. During Deep Sleep, critical
internal nodes are continuously monitored in order to
detect possible Fault conditions (which would not
ordinarily occur). If a Fault condition is detected, the
circuitry will set the DSFLT status bit (DSWAKEL<7>)
and automatically wake the microcontroller from Deep
Sleep, causing a POR.
During Deep Sleep, the Fault detection circuitry is
always enabled and does not require any specific
configuration prior to entering Deep Sleep.
Note 1:
DSWDT and DSBOR are enabled
through the devices’ Configuration bits.
For more information, see Section 27.1
2:
The DSWDT and RTCC clock sources
are selected through the devices’ Con-
figuration bits. For more information, see
3:
For more information, see Section 17.0
.
4:
For more information on configuring this
peripheral,
see
.
相關(guān)PDF資料
PDF描述
PIC18F46K20-E/P IC PIC MCU FLASH 32KX16 40-DIP
PIC18F46K20-I/MV MCU PIC 64KB FLASH 40QFN
PIC18F47J53-I/ML IC PIC MCU 128KB FLASH 44QFN
PIC18F65K90-I/MR IC MCU 8BIT 32KB FLASH 64QFN
PIC18F66K80-I/MR MCU PIC 64KB FLASH 64QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC18F46J50T-I/ML 功能描述:8位微控制器 -MCU Full Spd USB 64KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46J50T-I/PT 功能描述:8位微控制器 -MCU Full Spd USB 64KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46J53-I/ML 功能描述:8位微控制器 -MCU 64KB Flash 4KB RAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46J53-I/PT 功能描述:8位微控制器 -MCU 64KB Flash 4KB RAM 12MIPS nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46J53T-I/ML 功能描述:8位微控制器 -MCU USB 64KB Flash 4KB RAM 12 MIPS 12b ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT