- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296800 > PF38F3050L0YUQ3A (INTEL CORP) SPECIALTY MEMORY CIRCUIT, PBGA88 PDF資料下載
參數(shù)資料
| 型號： | PF38F3050L0YUQ3A |
| 廠商： | INTEL CORP |
| 元件分類： | 存儲器 |
| 英文描述： | SPECIALTY MEMORY CIRCUIT, PBGA88 |
| 封裝： | 8 X 10 MM, 1.20 MM HEIGHT, ROHS COMPLIANT, SCSP-88 |
| 文件頁數(shù)： | 57/70頁 |
| 文件大?。?/td> | 1193K |
| 代理商： | PF38F3050L0YUQ3A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當(dāng)前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
768-Mbit LQ Family with Synchronous PSRAM
Intel StrataFlash Wireless Memory (L18 SCSP)
Datasheet
August 2006
60
Order Number: 314476-001
768-Mbit LQ Family with Synchronous PSRAM
12.2.2.1
PSRAM Page Mode RCR Bit
In asynchronous (SRAM) mode, the user has the option to enable page mode. Page
mode applies only to asynchronous read operations and has no impact on
asynchronous write operations. In synchronous and NOR-Flash modes, the page mode
setting has no impact on PSRAM operation. The maximum page length is 16 words, so
A[3:0] is regarded as the page address.
Warning:
When operating the PSRAM as an ADMux I/O interface by connecting the lower sixteen
(16) addresses, A[15:0], to the data pins, Page-Mode operation cannot be used.
12.2.2.2
PSRAM Deep-Power Down RCR Bit
To put the device in deep power down mode the DPD control bit must be set low
(RCR4 =0.) All internal voltage generators inside the PSRAM are switched off and the
internal self-refresh is stopped. This means that all stored memory information will be
lost by entering DPD. Only the register values of BCR, and RCR remain valid during
DPD.
12.2.2.2.1 PSRAM Deep-Power Down Entry
To enter deep power down, RCR4 is set low, CE# is then pulled high and is maintained
high for the entire time duration that Deep Power Down mode is desired. To insure
proper operation, once CE# is pulled high, it should be maintained high for minimum of
150 s before beginning the Deep Power Down Exit sequence.
12.2.2.2.2 PSRAM Deep-Power Down Exit
To exit the deep power down mode the CE# must go low for minimum 10 s, followed
by a guard time of at least 150 s where CE# must be maintained high. Once deep
power down is exited, the DPD control bit RCR4 is automatically reset to 1. All other
Control Register contents are unchanged.
Figure 32. Deep Power Down Exit Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PFC04108.2UHKT | 1 ELEMENT, 8.2 uH, GENERAL PURPOSE INDUCTOR |
| PFC04101.8UHKT | 1 ELEMENT, 1.8 uH, GENERAL PURPOSE INDUCTOR |
| PFC041022UHKB | 1 ELEMENT, 22 uH, GENERAL PURPOSE INDUCTOR |
| PFC04102700UHKT | 1 ELEMENT, 2700 uH, GENERAL PURPOSE INDUCTOR |
| PFC0410270UHKB | 1 ELEMENT, 270 uH, GENERAL PURPOSE INDUCTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PF38F3050M0Y0CE0 | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
| PF38F3050M0Y0CE3 | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
| PF38F3050M0Y0CEA | 制造商:Micron Technology Inc 功能描述:128BA/64PS SCSP 1.8 X16C HF - Trays 制造商:Micron Technology Inc 功能描述:IC FLASH 192M |
| PF38F3050M0Y0CEB | 制造商:Micron Technology Inc 功能描述:8MX16/4MX16 MCP PLASTIC PBF TFBGA 1.8V COMBO - Tape and Reel |
| PF38F3050M0Y0CEB TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 192M |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。