參數(shù)資料
型號(hào)： PDI1394L21
廠商： NXP Semiconductors N.V.
英文描述： Full Duplex AV Link Layer Ccontroller(全雙工AV鏈接層控制器)
中文描述： 全雙工鏈路層Ccontroller影音（全雙工視聽(tīng)鏈接層控制器）
文件頁(yè)數(shù)： 6/54頁(yè)
文件大?。?/td> 242K
代理商： PDI1394L21
Philips Semiconductors
Preliminary specification
PDI1394L21
1394 full duplex AV link layer controller
2000 Jun 06
6
9.2
NOTE
: This AV interface may be configured to transmit or receive according to the condition of “DIRAV1” bit in GLOBCSR register
(0X018)—default is transmit.
PIN No.
PIN SYMBOL
I/O
77, 76, 75, 74,
71, 70, 69, 68
External application clock. Rising edge active. This pin can be programmed to output the
application clock. Depending on the configuration of AV Port 1 as transmitter or receiver, the
output enable is located in the ITXPKCTL register (address 0x020) or IRXPKCTL register
(address 0x040).
57
AV1SYNC
I/O
Start of packet indicator; should only be used when AV1VALID is active.
Programmable frame sync, can be set to input. Frame sync input used for Digital Video (DV). The
signal is time stamped and transmitted in the SYT field of ITXHQ2. Frame sync output. Signal is
derived from SYT field of IRXHQ2.
End of application packet indication from data source. Required only if input packet is not multiple
of 4 bytes. It can be tied LOW for data packets that are 4*N in size.
Encryption key state. Indicates state “1” or “0” of encryption key which matches present port data
during receive mode. Used to input key state during transmit mode.
61
AV1VALID
I/O
Indicates data on AV1 D [7:0] is valid.
CRC error, indicates bus packet containing AV1 D [7:0] had a CRC error, the current AV packet is
unreliable.
52
AV1ERR1
O
Sequence Error. Indicates at least one source packet was lost before the current AV1 D [7:0] data.
AV Interface 1
NAME AND FUNCTION
AV1 D[7:0]
I/O
Audio/Video Data 7 (MSB) through 0. Byte-wide interface to the AV layer 1.
58
AV1CLK
I/O
59
AV1FSYNC
I/O
56
AV1ENDPCK
I
60
AV1ENKEY
I/O
53
AV1ERR0
O
9.3
NOTE
: This AV interface may be configured to transmit or receive according to the condition of “DIRAV1” bit in GLOBCSR register—default is
receive.
PIN No.
PIN SYMBOL
I/O
98, 97, 96, 95,
92, 91, 90, 89
External application clock. Rising edge active. This pin can be programmed to output the
application clock. Depending on the configuration of AV Port 2 as transmitter or receiver, the
output enable is located in the ITXPKCTL register (address 0x020) or IRXPKCTL register
(address 0x040).
83
AV2SYNC
I/O
Start of packet indicator; should only be used when AV2VALID is active.
Programmable frame sync, can be set to input or output. Frame sync input used for Digital Video
(DV). The signal is time stamped and transmitted in the SYT field of ITXHQ2. Frame sync output.
Signal is derived from SYT field of IRXHQ2.
End of application packet indication from data source. Required only if input packet is not multiple
of 4 bytes. It can be tied LOW for data packets that are 4*N in size.
86
AV2VALID
I/O
Indicates data on AV2 D [7:0] is valid.
CRC error, indicates bus packet containing AV2 D [7:0] had a CRC error, the current AV packet is
unreliable.
80
AV2ERR1
O
Sequence Error. Indicates at least one source packet was lost before the current AV2 D [7:0] data.
Encryption key state. Indicates state “1” or “0” of encryption key which matches present port data
during receive mode. Used to input key state during transmit mode.
AV Interface 2
NAME AND FUNCTION
AV2 D[7:0]
I/O
Audio/Video Data 7 (MSB) through 0. Byte-wide interface to the AV layer 2.
84
AV2CLK
I/O
85
AV2FSYNC
I/O
82
AV2ENDPCK
I
81
AV2ERR0
O
99
AV2ENKEY
I/O
9.4
Phy Interface
PIN No.
PIN SYMBOL
I/O
NAME AND FUNCTION
43, 42, 41, 40,
37, 36, 35, 34
PHY D[0:7]
I/O
Data 0 (MSB) through 7 (NOTE: To preserve compatibility to the specified Link-Phy interface of
the IEEE 1394–1995 standard, Annex J, bit 0 is the most significant bit). Data is expected on
PHY D[0:1] for 100Mb/s, PHY D[0:3] for 200Mb/s, and PHY D[0:7] for 400Mb/s. See IEEE
1394–1995 standard, Annex J for more information.
Control Lines between Link and Phy. See 1394 Specification for more information.
Isolation mode. This pin is asserted (LOW) when an Annex J type isolation barrier is used.
See IEEE 1394–1995 Annex J. for more information. When tied HIGH, this pin enables internal
bushold circuitry on the affected PHY interface pins (see below). Active bushold circuits allow
either the direct connection to PHY pins or the use of the single capacitor isolation mode.
Link Request. Bus request to access the PHY. See IEEE 1394–1995 standard, Annex J for more
information. (Used to request arbitration or read/write PHY registers).
System clock. 49.152MHz input from the PHY (the PHY-LINK interface operates at this frequency).
47, 46
PHY CTL[0:1]
I/O
48
ISO_N
I
54
LREQ
O
55
SCLK
I
相關(guān)PDF資料
PDF描述
PDI1394L41 Content Protection AV Link Layer(內(nèi)容可保護(hù)的AV鏈接層控制器)
PDI1394P21 3-port Physical Layer Interface(三端口物理層接口)
PDI1394P22 3-port Physical Layer Interface(三端口物理層接口)
PDI1394P24 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口)
PDI40C1D00
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDI1394L21BE 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1394 full duplex AV link layer controller
PDI1394L21BP 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1394 full duplex AV link layer controller
PDI1394L40 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:1394 enhanced AV link layer controller
PDI1394L40BE 制造商:NXP Semiconductors 功能描述:1 CHANNEL(S), 400M BPS, SERIAL COMM CONTROLLER, PQFP144
PDI1394L40BE,518 功能描述:視頻 IC 1394 A/V LINK LAYER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*