![](http://datasheet.mmic.net.cn/370000/PD78F0138M3GK-A--9ET_datasheet_16728522/PD78F0138M3GK-A--9ET_151.png)
CHAPTER 6 16-BIT TIMER/EVENT COUNTERS 00 AND 01
User’s Manual U16228EJ2V0UD
151
Figure 6-6. Format of 16-Bit Timer Mode Control Register 00 (TMC00)
Address FFBAH After reset: 00H R/W
7
0
6
0
5
0
4
0
3
TMC003
2
TMC002
1
TMC001
<0>
OVF00
Symbol
TMC00
TMC003 TMC002 TMC001
Operating mode and clear
mode selection
TO00 inversion timing selection
Interrupt request generation
0
0
0
0
0
1
Operation stop
(TM00 cleared to 0)
No change
Not generated
0
1
0
Free-running mode
Match between TM00 and
CR000 or match between
TM00 and CR010
0
1
1
Match between TM00 and
CR000, match between TM00
and CR010 or TI000 valid edge
1
0
0
1
0
1
Clear & start occurs on TI000
valid edge
1
1
0
Clear & start occurs on match
between TM00 and CR000
Match between TM00 and
CR000 or match between
TM00 and CR010
1
1
1
Match between TM00 and
CR000, match between TM00
and CR010 or TI000 valid edge
Generated on match between
TM00 and CR000, or match
between TM00 and CR010
OVF00
16-bit timer counter 00 (TM00) overflow detection
0
Overflow not detected
1
Overflow detected
Cautions 1. Timer operation must be stopped before writing to bits other than the OVF00 flag.
2. Set the valid edge of the TI000/P00 pin using prescaler mode register 00 (PRM00).
3. If any the following modes: the mode in which clear & start occurs on match between TM00
and CR000, the mode in which clear & start occurs at the TI00 valid edge, or free-running
mode is selected, when the set value of CR000 is FFFFH and the TM00 value changes from
FFFFH to 0000H, the OVF00 flag is set to 1.
Remark
TO00:
16-bit timer/event counter 00 output pin
TI000: 16-bit timer/event counter 00 input pin
TM00: 16-bit timer counter 00
CR000: 16-bit timer capture/compare register 000
CR010: 16-bit timer capture/compare register 010