
Chapter 21 Timer Module (TIM16B8CV2) Block Description
MC9S12XE-Family Reference Manual , Rev. 1.07
824
Freescale Semiconductor
NOTE
The timer prescaler generates the divided-by-64 clock. If the timer is not
active, there is no divided-by-64 clock.
21.6
Resets
The reset state of each individual bit is listed within
Section 21.4, “Memory Map and Register Definition”
which details the registers and their bit fields.
21.7
Interrupts
This section describes interrupts originated by the TIM16B8CV2 block.
Table 21-22
lists the interrupts
generated by the TIM16B8CV2 to communicate with the MCU.
The TIM16B8CV2 uses a total of 11 interrupt vectors. The interrupt vector offsets and interrupt numbers
are chip dependent.
21.7.1
Channel [7:0] Interrupt (C[7:0]F)
This active high outputs will be asserted by the module to request a timer channel 7 – 0 interrupt to be
serviced by the system controller.
21.7.2
Pulse Accumulator Input Interrupt (PAOVI)
This active high output will be asserted by the module to request a timer pulse accumulator input interrupt
to be serviced by the system controller.
21.7.3
Pulse Accumulator Overflow Interrupt (PAOVF)
This active high output will be asserted by the module to request a timer pulse accumulator overflow
interrupt to be serviced by the system controller.
Table 21-22. TIM16B8CV1 Interrupts
Interrupt
Offset
1
1
Chip Dependent.
Vector
1
Priority
1
Source
Description
C[7:0]F
—
—
—
Timer Channel 7–0
Active high timer channel interrupts 7–0
PAOVI
—
—
—
Pulse Accumulator
Input
Active high pulse accumulator input interrupt
PAOVF
—
—
—
Pulse Accumulator
Overflow
Pulse accumulator overflow interrupt
TOF
—
—
—
Timer Overflow
Timer Overflow interrupt