- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359234 > MT90503 (Zarlink Semiconductor Inc.) 2048VC AAL1 SAR PDF資料下載
參數(shù)資料
| 型號： | MT90503 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | 2048VC AAL1 SAR |
| 中文描述： | 2048VC AAL1特區(qū) |
| 文件頁數(shù)： | 231/233頁 |
| 文件大?。?/td> | 1341K |
| 代理商： | MT90503 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁當前第231頁第232頁第233頁
MT90503
Data Sheet
231
Zarlink Semiconductor Inc.
IE
:
I
nterrupt
E
nable. This is a register bit that enables a status event to generate an interrupt. This bit is always
active-high.
ISR: I
nterrupt
S
ervice
R
outine
JTAG: J
oint
T
est
A
ction
G
roup.
LUT: L
ook-
U
p
T
able. In the UTOPIA module of the MT90503, the LUT is used to associate the data from received
cells with the proper TDM output channels. The LUT is contained in the external memory.
MFS
:
M
ulti-
F
rame
S
upport. The MT90503 is capable of supporting the multi-frame standards of E1 and T1.
MVIP: M
ulti-
V
endor
I
ntegration
P
rotocol. MVIP is a standard for transmitting data on a TDM bus.
NNI: N
etwork-
N
ode
I
nterface. NNI ATM cells do not have a GFC nibble, instead having an extra nibble of VPI.
OAM: O
perations
A
dministration and
M
aintenance. MSB within the PTI field of the ATM cell header which indicates
if the ATM cell carries management information such as fault indications.
OC-3: O
ptical
C
arrier level-
3
. A Sonet channel that carries a bandwidth of 155.55 Mbps.
OC-12: O
ptical
C
arrier level-
12
. A Sonet channel that carries a bandwidth of 622.08 Mbps.
PC
:
P
rocess
C
ontrol bit. This is a register bit type that is written to ‘1’ to initiate a hardware process. When the
process completes, the hardware clears the bit.
PCM: P
ulse
C
ode
M
odulation. PCM is the basic method of encoding an analog voice signal into digital form.
PHY: PHY
sical layer. The bottom layer of the ATM Reference Model, it provides ATM cell transmission over the
physical interfaces that interconnect the various ATM devices.
PLL: P
hase
L
ock
L
oop. A phase lock loop is a component that generates an output clock by synchronising itself to
an input clock. PLLs are often used to multiply the frequency of clocks.
PTI: P
ayload
T
ype
I
dentifier. The PTI field is a 3-bit header field that encodes various cell management information.
Bit 2 (MSB) indicates OAM information or user data, bit 1 is Explicit Forward Congestion Control Indication (whether
the cell may have been delayed by network congestion -- never examined by the MT90503) and bit 0 (LSB)
indicates that a CBR-AAL5 cell is the final cell in a frame.
PUL
:
PUL
se bit. This is a register bit that is written to ‘1’ to indicate an event to the hardware. This bit is always read
at ‘0’.
RAM: R
andom
A
ccess
M
emory. RAM is the main memory in the computer. It is called “random” because any
random address can be accessed in an equal amount of time.
RO: R
ead
O
nly. This serves to define registers that cannot be written to by the CPU.
ROL: R
ead
O
nly
L
atch. This defines status bits. Status bits cannot be written to ‘1’ by the CPU; however, once the
status bit is set, the CPU can clear it by writing a ‘0’ over it.
RW: R
ead
W
rite. This type of register bit will be readable and writeable by the CPU.
SAR: S
egmentation
A
nd
R
eassembly. Method of partitioning, at the source, frames into ATM cells and
reassembling, at the destination, these cells back into information frames; lower sublayer of the AAL which inserts
data from the information frames into cells and then adds the required header, trailer, and/or padding bytes to
create 48-byte payloads to be transmitted to the ATM layer.
SCSA
: Signal Computing System Architecture
SRTS: S
ynchronous
R
esidual
T
ime
S
tamp. SRTS is a clock recovery technique, which transmits timing information
over the network to allow the source clock to be reconstructed at the other end. SRTS is sent in a 4-bit value
transmitted over 8 AAL1 cells.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90503AG | CLIP, STRAIN RELIEF, 50WAY; For use with:820 Series Tripolarized Wiremount Sockets; Ways, No. of:50; Material:Metal; Connector type:Strain Relief RoHS Compliant: Yes |
| MT90520 | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT9072 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| MT9072AB | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90503AG | 制造商:Microsemi Corporation 功能描述: |
| MT90520 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:8-Port Primary Rate Circuit Emulation AAL1 SAR |
| MT90520AG | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90520AG2 | 制造商:Microsemi Corporation 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays 制造商:Zarlink Semiconductor Inc 功能描述:ATM SAR 2.048MBPS 2.5V CBR 456BGA - Trays |
| MT90528 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:28-Port Primary Rate Circuit Emulation AAL1 SAR |
發(fā)布緊急采購，3分鐘左右您將得到回復。