
37
64Mb: x32 SDRAM
64MSDRAMx32_5.p65 – Rev. B; Pub. 6/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
64Mb: x32
SDRAM
NOTE:
1. Violating refresh requirements during power-down may result in a loss of data.
POWER-DOWN MODE
1
*CAS latency indicated in parentheses.
-5
-6
-7
SYMBOL*
t
CK (1)
t
CKH
t
CKS
t
CMH
t
CMS
MIN
MAX
MIN
20
1
1.5
1
1.5
MAX
MIN
20
1
2
1
2
MAX
UNITS
ns
ns
ns
ns
ns
1
1.5
1
1.5
TIMING PARAMETERS
-5
-6
-7
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
MIN
1
1.5
2
2
5
MAX
MIN
1
1.5
2.5
2.5
6
10
MAX
MIN
1
2
2.75
2.75
7
10
MAX
UNITS
ns
ns
ns
ns
ns
ns
tCH
tCL
tCK
Two clock cycles
CKE
CLK
DQ
All banks idle, enter
power-down mode
Precharge all
active banks
Input buffers gated off while in
power-down mode
Exit power-down mode
(
)
(
)
(
)
(
)
tCKS
tCKS
COMMAND
tCMH
tCMS
PRECHARGE
NOP
NOP
ACTIVE
NOP
(
)
(
)
(
)
(
)
All banks idle
BA0, BA1
BANK
BANK(S)
(
)
(
)
(
)
(
)
High-Z
tAH
tAS
tCKH
tCKS
DQM 0-3
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
A0-A9
ROW
(
)
(
)
(
)
(
)
ALL BANKS
SINGLE BANK
A10
ROW
(
)
(
)
(
)
(
)
T0
T1
T2
Tn + 1
Tn + 2
DON’T CARE
UNDEFINED