- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1955 > MSC8101VT1500F (Freescale Semiconductor)IC DSP 16BIT 250MHZ 332-FCPBGA PDF資料下載
參數(shù)資料
| 型號： | MSC8101VT1500F |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 9/104頁 |
| 文件大小： | 0K |
| 描述： | IC DSP 16BIT 250MHZ 332-FCPBGA |
| 標準包裝： | 90 |
| 系列： | StarCore |
| 類型： | SC140 內(nèi)核 |
| 接口： | 通信處理器模塊（CPM） |
| 時鐘速率： | 300MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 75°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 332-BFBGA，F(xiàn)CPBGA |
| 供應商設備封裝： | 332-FCBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
MSC8101 Technical Data, Rev. 19
1-8
Freescale Semiconductor
Signals/Connections
BR
Input/Output
Output
Input
Bus Request2
An output when an external arbiter is used. The MSC8101 asserts this pin to request ownership of
the bus.
An input when an internal arbiter is used. An external master should assert this pin to request bus
ownership from the internal arbiter.
BG
Input/Output
Output
Input
Bus Grant2
An output when an internal arbiter is used. The MSC8101 asserts this pin to grant bus ownership to
an external bus master.
An input when an external arbiter is used. The external arbiter should assert this pin to grant bus
ownership to the MSC8101.
ABB
IRQ2
Input/Output
Output
Input
Address Bus Busy1
The MSC8101 asserts this pin for the duration of the address bus tenure. Following an address
acknowledge (AACK) signal, which terminates the address bus tenure, the MSC8101 deasserts
ABB for a fraction of a bus cycle and then stops driving this pin.
The MSC8101 does not assume bus ownership while it this pin is asserted by an external bus
master.
Interrupt Request 21
One of the eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
TS
Input/Output
Bus Transfer Start
Signals the beginning of a new address bus tenure. The MSC8101 asserts this signal when one of
its internal bus masters (SC140 core or DMA controller) begins an address tenure. When the
MSC8101 senses this pin being asserted by an external bus master, it responds to the address bus
tenure as required (snoop if enabled, access internal MSC8101 resources, memory controller
support).
AACK
Input/Output
Address Acknowledge
A bus slave asserts this signal to indicate that it identified the address tenure. Assertion of this signal
terminates the address tenure.
ARTRY
Input
Address Retry
Assertion of this signal indicates that the bus transaction should be retried by the bus master. The
MSC8101 asserts this signal to enforce data coherency with its internal cache and to prevent
deadlock situations.
DBG
Input/Output
Output
Input
Data Bus Grant2
An output when an internal arbiter is used. The MSC8101 asserts this pin as an output to grant data
bus ownership to an external bus master.
An input when an external arbiter is used. The external arbiter should assert this pin as an input to
grant data bus ownership to the MSC8101.
DBB
IRQ3
Input/Output
Output
Input
Data Bus Busy1
The MSC8101 asserts this pin as an output for the duration of the data bus tenure. Following a TA,
which terminates the data bus tenure, the MSC8101 deasserts DBB for a fraction of a bus cycle and
then stops driving this pin.
The MSC8101 does not assume data bus ownership while DBB is asserted by an external bus
master.
Interrupt Request 31
One of the eight external lines that can request a service routine, via the internal interrupt controller,
from the SC140 core.
D[0–31]
Input/Output
Data Bus Most Significant Word
In write transactions the bus master drives the valid data on this bus. In read transactions the slave
drives the valid data on this bus. In Host Port Disabled mode, these 32 bits are part of the 64-bit data
bus. In Host Port Enabled mode, these bits are used as the bus in 32-bit mode.
Table 1-5.
System Bus, HDI16, and Interrupt Signals (Continued)
Signal
Data Flow
Description
相關PDF資料 |
PDF描述 |
|---|---|
| MSC8103M1200F | DSP 16BIT 300MHZ CPM 332-FCPBGA |
| MSC8103VT1200F | IC DSP 16BIT 300MHZ 332-FCPBGA |
| MSC8112TVT2400V | DSP DUAL CORE 431-FCPBGA |
| MSC8113TVT4800V | DSP TRI-CORE 431-FCPBGA |
| MSC8122MP8000 | DSP 16BIT 500MHZ MULTI 431FCPBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8102 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC81020 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC8102M4000 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102M4400 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102RM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。