- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1955 > MSC8101VT1500F (Freescale Semiconductor)IC DSP 16BIT 250MHZ 332-FCPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8101VT1500F |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 49/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 16BIT 250MHZ 332-FCPBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | StarCore |
| 類型： | SC140 內(nèi)核 |
| 接口： | 通信處理器模塊（CPM） |
| 時(shí)鐘速率： | 300MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 75°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 332-BFBGA，F(xiàn)CPBGA |
| 供應(yīng)商設(shè)備封裝： | 332-FCBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
AC Timings
MSC8101 Technical Data, Rev. 19
Freescale Semiconductor
2-9
2.6.4
Reset Timing
The MSC8101 has several inputs to the reset logic:
Power-on reset (PORESET)
External hard reset (HRESET)
External soft reset (SRESET)
Asserting an external PORESET causes concurrent assertion of an internal PORESET signal, HRESET, and SRESET.
When the external PORESET signal is deasserted, the MSC8101 samples several configuration pins:
RSTCONF
—determines whether the MSC8101 is a master (0) or slave (1) device
DBREQ
—determines whether to operate in normal mode (0) or invoke the SC140 debug mode (1)
HPE
—disable (0) or enable (1) the host port (HDI16)
BTM[0–1]
—boot from external memory (00) or the HDI16 (01)
All these reset sources are fed into the reset controller, which takes different actions depending on the source of the
reset. The reset status register indicates the last sources to cause a reset. Table 2-12 describes reset causes.
2.6.4.1 Reset Operation
The reset control logic determines the cause of a reset, synchronizes it if necessary, and resets the appropriate logic
modules. The memory controller, system protection logic, interrupt controller, and parallel I/O pins are initialized
only on hard reset. Soft reset initializes the internal logic while maintaining the system configuration. The
MSC8101 has three mechanisms for reset configuration: host reset configuration, hardware reset configuration,
and reduced reset configuration.
Table 2-11.
Clock Ranges
Clock
Symbol
Maximum Rated Core Frequency
All
Max. Values for SC140 Clock Rating of:
Min
250 MHz
275 MHz
300 MHz
Input Clock
CLKIN
18 MHz
83.3
91.67 MHz
100 MHz
SPLL MF Clock
SPLLMFCLK
18 MHz
31.25
34.38 MHz
37.5 MHz
Bus/Output
BCLK
CLKOUT
18 MHz
83.3 MHz
91.67 MHz
100 MHz
Serial Communications Controller
SCLK
35 MHz
83.3 MHz
91.67 MHz
100 MHz
Communications Processor Module
CPMCLK
70 MHz
166.7 MHz
183.3 MHz
200 MHz
SC140 Core
DSPCLK
72 MHz
250 MHz
275 MHz
300 MHz
Baud Rate Generator
For BRG DF = 4
For BRG DF = 16 (default)
For BRG DF = 64
For BRG DF = 256
BRGCLK
36 MHz
9 MHz
2.25 MHz
562.5 KHz
83.3 MHz
20.83 MHz
5.21 MHz
1.3 MHz
91.67 MHz
22.91 MHz
5.73 MHz
1.43 MHz
100 MHz
25 MHz
6.25 MHz
1.56 MHz
Table 2-12.
Reset Causes
Name
Direction
Description
Power-on reset
(PORESET)
Input
PORESET initiates the power-on reset flow that resets all the MSC8101s and configures
various attributes of the MSC8101, including its clock mode.
Hard reset
(HRESET)
Input/Output
The MSC8101 can detect an external assertion of HRESET only if it occurs while the
MSC8101 is not asserting reset. During HRESET, SRESET is asserted. HRESET is an open-
drain pin.
Soft reset
(SRESET)
Input/Output
The MSC8101 can detect an external assertion of SRESET only if it occurs while the
MSC8101 is not asserting reset. SRESET is an open-drain pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8103M1200F | DSP 16BIT 300MHZ CPM 332-FCPBGA |
| MSC8103VT1200F | IC DSP 16BIT 300MHZ 332-FCPBGA |
| MSC8112TVT2400V | DSP DUAL CORE 431-FCPBGA |
| MSC8113TVT4800V | DSP TRI-CORE 431-FCPBGA |
| MSC8122MP8000 | DSP 16BIT 500MHZ MULTI 431FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8102 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC81020 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC8102M4000 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102M4400 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102RM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。