參數(shù)資料
型號: MSC8101VT1500F
廠商: Freescale Semiconductor
文件頁數(shù): 18/104頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 250MHZ 332-FCPBGA
標準包裝: 90
系列: StarCore
類型: SC140 內(nèi)核
接口: 通信處理器模塊(CPM)
時鐘速率: 300MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 75°C
安裝類型: 表面貼裝
封裝/外殼: 332-BFBGA,F(xiàn)CPBGA
供應(yīng)商設(shè)備封裝: 332-FCBGA(17x17)
包裝: 托盤
MSC8101 Technical Data, Rev. 19
1-16
Freescale Semiconductor
Signals/Connections
1.6.1
Port A Signals
Table 1-7.
Port A Signals
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated Signal
Protocol
PA31
FCC1: TXENB
UTOPIA master
FCC1: TXENB
UTOPIA slave
FCC1: COL
MII
Output
Input
FCC1: UTOPIA Master Transmit Enable
Asserted by the MSC8101 (UTOPIA master PHY) when there is valid
transmit cell data (TXD[0–7]).
FCC1: UTOPIA Slave Transmit Enable
Asserted by an external UTOPIA master PHY when there is valid
transmit cell data (TXD[0–7]).
FCC1: Media Independent Interface Collision Detect
Asserted by an external fast Ethernet PHY when collision is detected.
PA30
FCC1: TXCLAV
UTOPIA slave
FCC1: TXCLAV
UTOPIA master, or
FCC1: TXCLAV0
UTOPIA master, Multi-PHY, direct
polling
FCC1: RTS
HDLC, Serial and Nibble
FCC1: CRS
MII
Output
Input
Output
Input
FCC1: UTOPIA Slave Transmit Cell Available
Asserted by the MSC8101 (UTOPIA slave PHY) when the MSC8101
can accept one complete ATM cell.
FCC1: UTOPIA Master Transmit Cell Available
Asserted by an external UTOPIA slave PHY to indicate that it can accept
one complete ATM cell.
FCC1: UTOPIA Master Transmit Cell Available Multi-PHY Direct
Polling
Asserted by an external UTOPIA slave PHY using direct polling to
indicate that it can accept one complete ATM cell.
FCC1: Request To Send
In the standard modem interface signals supported by FCC1 (RTS,
CTS, and CD). RTS is asynchronous with the data. RTS is typically used
in conjunction with CD. The MSC8101 FCC1 transmitter requests the
receiver to send data by asserting RTS low. The request is accepted
when CTS is returned low.
FCC1: Media Independent Interface Carrier Sense
Asserted by an external fast Ethernet PHY to indicate activity on the
cable.
PA29
FCC1: TXSOC
UTOPIA master
FCC1: TX_ER
MII
Output
FCC1: UTOPIA Transmit Start of Cell
Asserted by the MSC8101 (UTOPIA master PHY) when TXD[0–7]
contains the first valid byte of the cell.
FCC1: Media Independent Interface Transmit Error
Asserted by the MSC8101 to force propagation of transmit errors.
PA28
FCC1: RXENB
UTOPIA master
FCC1: RXENB
UTOPIA slave
FCC1: TX_EN
MII
Output
Input
Output
FCC1: UTOPIA Master Receive Enable
Asserted by the MSC8101 (UTOPIA master PHY) to indicate that
RXD[0–7] and RXSOC are to be sampled at the end of the next cycle.
RXD[0–7] and RXSOC are enabled only in cycles following those with
RXENB asserted.
FCC1: UTOPIA Master Receive Enable
Asserted by an external PHY to indicate that RXD[0–7] and RXSOC is to
be sampled at the end of the next cycle. RXD[0–7] and RXSOC are
enabled only in cycles following those with RXENB asserted.
FCC1: Media Independent Interface Transmit Enable
Asserted by the MSC8101 when transmitting data.
相關(guān)PDF資料
PDF描述
MSC8103M1200F DSP 16BIT 300MHZ CPM 332-FCPBGA
MSC8103VT1200F IC DSP 16BIT 300MHZ 332-FCPBGA
MSC8112TVT2400V DSP DUAL CORE 431-FCPBGA
MSC8113TVT4800V DSP TRI-CORE 431-FCPBGA
MSC8122MP8000 DSP 16BIT 500MHZ MULTI 431FCPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8102 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102M4400 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102RM 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor