- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1955 > MSC8101VT1500F (Freescale Semiconductor)IC DSP 16BIT 250MHZ 332-FCPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MSC8101VT1500F |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 22/104頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 16BIT 250MHZ 332-FCPBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | StarCore |
| 類型： | SC140 內(nèi)核 |
| 接口： | 通信處理器模塊（CPM） |
| 時(shí)鐘速率： | 300MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 512kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 75°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 332-BFBGA，F(xiàn)CPBGA |
| 供應(yīng)商設(shè)備封裝： | 332-FCBGA（17x17） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)
MSC8101 Technical Data, Rev. 19
1-20
Freescale Semiconductor
Signals/Connections
PA12
FCC1: RXD2
UTOPIA
SDMA: MSNUM3
Input
Output
FCC1: UTOPIA Receive Data Bit 2
The MSC8101 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. This is bit 2 of the receive data. RXD7 is the most significant
bit. A cell is 53 bytes. To support Multi-PHY configurations, RXD[0–7] is
tri-stated, enabled only when RXENB is asserted.
Module Serial Number Bit 3
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0–4] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
PA11
FCC1: RXD1
UTOPIA
SDMA: MSNUM4
Input
Output
FCC1: UTOPIA RX Receive Data Bit 1
The MSC8101 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. This is bit 1 of the receive data. RXD7 is the most significant
bit. A cell is 53 bytes. To support Multi-PHY configurations, RXD[0–7] is
tri-stated, enabled only when RXENB is asserted.
Module Serial Number Bit 4
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0–4] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
PA10
FCC1: RXD0
UTOPIA
SDMA: MSNUM5
Input
Output
FCC1: UTOPIA RX Receive Data Bit 0
The MSC8101 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. RXD0 is the least significant bit of the receive data. A cell is
53 bytes. To support Multi-PHY configurations, RXD[0–7] is tri-stated,
enabled only when RXENB is asserted.
Module Serial Number Bit 5
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0–4] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
PA9
SMC2: SMTXD
SI1 TDMA1: L1TXD0
TDM nibble
Output
SMC2: Serial Management Transmit Data
The SMC interface consists of SMTXD, SMRXD, SMSYN, and a clock.
Not all signals are used for all applications. SMCs are full-duplex ports
that supports three protocols or modes: UART, transparent, or general-
circuit interface (GCI). See also PC15.
Time-Division Multiplexing A1: Layer 1 Transmit Data Bit 0
L1TXD0 is the least significant bit of the TDM nibble data.
PA8
SMC2: SMRXD
SI1 TDMA1: L1RXD0
TDM nibble
SI1 TDMA1: L1RXD
TDM serial
Input
SMC2: Serial Management Receive Data
The SMC interface consists of SMTXD, SMRXD, SMSYN, and a clock.
Not all signals are used for all applications. SMCs are full-duplex ports
that supports three protocols or modes: UART, transparent, or general-
circuit interface (GCI).
Time-Division Multiplexing A1: Layer 1 Nibble Receive Data Bit 0
L1RXD0 is the least significant bit received in nibble mode.
Time-Division Multiplexing A1: Layer 1 Serial Receive Data
TDMA1 receives serial data from L1RXD.
Table 1-7.
Port A Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated Signal
Protocol
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8103M1200F | DSP 16BIT 300MHZ CPM 332-FCPBGA |
| MSC8103VT1200F | IC DSP 16BIT 300MHZ 332-FCPBGA |
| MSC8112TVT2400V | DSP DUAL CORE 431-FCPBGA |
| MSC8113TVT4800V | DSP TRI-CORE 431-FCPBGA |
| MSC8122MP8000 | DSP 16BIT 500MHZ MULTI 431FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8102 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC81020 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC8102M4000 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102M4400 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
| MSC8102RM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。