- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382345 > MPC823 (Motorola, Inc.) Communication Processor Module PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC823 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Communication Processor Module |
| 中文描述： | 通信處理器模塊 |
| 文件頁數(shù)： | 47/74頁 |
| 文件大?。?/td> | 234K |
| 代理商： | MPC823 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Communication Processor Module
MOTOROLA
MPC823 REFERENCE MANUAL
16-425
S
C
1
P
L—Last (EOM)
This bit is only valid when a serial management controller implements the monitor
channel protocol and is set when the EOM indication is received on the E bit. When this
bit is set, the data byte is invalid.
ER—Error Condition
This bit is only valid when a serial management controller implements the monitor
channel protocol and is set when an error condition occurs on the monitor channel
protocol. A new byte is transmitted before a serial management controller
acknowledges the previous byte.
MS—Data Mismatch
This bit is only valid when a serial management controller implements the monitor
channel protocol. It is set when two different consecutive bytes are received and it is
cleared when the last two consecutive bytes match. A serial management controller
waits for the reception of two identical consecutive bytes before writing new data to the
RX buffer descriptor.
Bits 4–7—Reserved
These bits are reserved and must be set to 0.
DATA—Data
This field contains the monitor channel data byte that a serial management controller
received.
M_TXBD—The SMCx monitor channel transmit buffer descriptor is used by the
communication processor module to report information about the monitor channel
transmit byte.
R—Ready
0 =
This bit is cleared by the communication processor module after transmission.
The TX buffer descriptor is now available to the core.
The core sets this bit to indicate that the data byte associated with this buffer
descriptor is ready for transmission.
L—Last (EOM)
This bit is only valid when a serial management controller implements the monitor
channel protocol. When it is set, a serial management controller first transmits the buffer
data and then transmits the EOM indication on the E bit.
1 =
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
OFFSET + 0
R
L
AR
RESERVED
DATA
NOTE: You are only responsible for initializing the items in bold.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC823UM_REV1_16-CPM7 | 10 AMP SUBMINIATURE POWER RELAY |
| MPC9109 | LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9229 | 400 MHz Low Voltage PECL Clock Synthesizer |
| MPC9230 | 800 MHz Low Voltage PECL Clock Synthesizer |
| MPC9350 | LOW VOLTAGE PLL CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC823CVR66B2T | 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823CZQ66B2T | 功能描述:微處理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823CZQ66B2T | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 66MHZ 256-PBGA |
| MPC823ELD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC823e Mobile Computing Microprocessor |
| MPC823ELE | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC823e Mobile Computing Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。