- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382345 > MPC823 (Motorola, Inc.) Communication Processor Module PDF資料下載
參數(shù)資料
| 型號： | MPC823 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Communication Processor Module |
| 中文描述： | 通信處理器模塊 |
| 文件頁數(shù)： | 35/74頁 |
| 文件大小： | 234K |
| 代理商： | MPC823 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Communication Processor Module
MOTOROLA
MPC823 REFERENCE MANUAL
16-413
S
C
1
P
16.11.7.8 SMCx TRANSPARENT CONTROLLER ERRORS.
The serial management
controllers report message reception and transmission error conditions using the channel
buffer descriptors and the SMCE–Transparent register. The following transmission errors
can be detected by the SMCx Transparent controller.
Underrun Error
—
When this error occurs, the channel stops transmitting the buffer,
closes it, sets the UN bit in the buffer descriptor, sets the TXE bit in the event register
and causes an interrupt if the TXE bit is set in the mask register. The channel resumes
transmission after it receives the
RESTART TRANSMIT
command. Underrun cannot
occur between frames.
Overrun Error
—
A serial management controller maintains an internal FIFO for
receiving data. The communication processor module begins programming the SDMA
channel if the data buffer is in external memory when the first character is received into
the FIFO. If a FIFO overrun occurs, a serial management controller writes the received
data character to the internal FIFO over the previously received character. The previous
character and its status bits are lost. Then the channel closes the buffer, sets the OV
bit in the receive buffer descriptor, and generates the receive interrupt if it is enabled.
Reception then continues as normal.
16.11.7.9 SMCx TRANSPARENT MODE REGISTER.
When a serial management
controller is in transparent mode, the 16-bit, memory-mapped, read/write SMCx mode
register is referred to as the SMCx transparent mode register (SMCMR–Transparent). The
function of bits 8-15 is common to each SMCx protocol, but bits 0-7 vary according to the
protocol selected by the SM bits of this register.
Bits 0, 5, and 8–9—Reserved
These bits are reserved and must be set to 0.
SMCMR–TRANSPARENT
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
FIELD
RES
CLEN
RES
BS
REVD
RESERVED
SM
DM
TEN
REN
RESET
0
0
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
ADDR
(IMMR & 0xFFFF0000) + 0xA82 (SMC1), 0xA92 (SMC2)
相關PDF資料 |
PDF描述 |
|---|---|
| MPC823UM_REV1_16-CPM7 | 10 AMP SUBMINIATURE POWER RELAY |
| MPC9109 | LOW VOLTAGE 1:18 CLOCK DISTRIBUTION CHIP |
| MPC9229 | 400 MHz Low Voltage PECL Clock Synthesizer |
| MPC9230 | 800 MHz Low Voltage PECL Clock Synthesizer |
| MPC9350 | LOW VOLTAGE PLL CLOCK DRIVER |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC823CVR66B2T | 功能描述:微處理器 - MPU POWER QUICC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823CZQ66B2T | 功能描述:微處理器 - MPU PORTABLE SYSTEM MPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MPC823CZQ66B2T | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 66MHZ 256-PBGA |
| MPC823ELD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC823e Mobile Computing Microprocessor |
| MPC823ELE | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MPC823e Mobile Computing Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。