
MIC2591B
Micrel
March 2005
6
M9999-033105
Pin Description (continued)
Pin Number
Pin Name
Pin Function
4
GPI_A0
General Purpose Inputs: The states of these two inputs are available by
38
GPI_B0
reading the Common Status Register, Bits [4:5]. If not used, connect each
pin to GND.
39
A2
SMBus Address Select Pins: Connect to ground or leave open in order to
40
A1
program device SMBus base address. These inputs have internal pull-up
41
A0
resistors to VSTBY[A/B].
48
SDA
SMBus Data: Bidirectional SMBus data line.
47
SCL
SMBus Clock: Input.
37
/INT
Interrupt Output: Open-drain, active-low. Asserted whenever a power fault
is detected if the INTMSK bit (CS Register Bit D[3]) is a logical "0". This
output is cleared by performing an "echo reset" to the appropriate fault bit(s)
in the STAT[A/B] and/or CS registers. This pin requires an external pull-up
resistor to VSTBY.
STBY
17
GND
2 Pins, IC Ground Connections: Tie directly to the system’s analog GND
46
plane directly at the device.
20
RFILTER[A&B]
Connecting this pin to GND through a 110kΩ, 1% resistor will provide a
signicant improvement in timeout duration accuracy for slow overcurrent
faults on Slot A and Slot B. If left oating (NC), overcurrent timeout duration
accuracy is determined by the specication for VFILTER and IFILTER. Please
see the “Circuit Breaker Function” text in the “Functional Description” section
for more detail.
7
NC
Reserved: Make no external connections to these pins.
18
19
30
Pin Number
Pin Name
Pin Function
4
GPI_A0
General Purpose Inputs: The states of these two inputs are available by
38
GPI_B0
reading the Common Status Register, Bits [4:5]. If not used, connect each
40
A1
program device SMBus base address. These inputs have internal pull-up
41
A0
resistors to VSTBY[A/B].
48
SDA
SMBus Data: Bidirectional SMBus data line.
47
SCL
SMBus Clock: Input.
37
/INT
Interrupt Output: Open-drain, active-low. Asserted whenever a power fault
17
GND
2 Pins, IC Ground Connections: Tie directly to the system’s analog GND
46
plane directly at the device.
signicant improvement in timeout duration accuracy for slow overcurrent
faults on Slot A and Slot B. If left oating (NC), overcurrent timeout duration
accuracy is determined by the specication for V
see the “Circuit Breaker Function” text in the “Functional Description” section
for more detail.
7
NC
Reserved: Make no external connections to these pins.
19
Pin Number
Pin Name
Pin Function
4
GPI_A0
General Purpose Inputs: The states of these two inputs are available by
38
GPI_B0
reading the Common Status Register, Bits [4:5]. If not used, connect each
39
A2
SMBus Address Select Pins: Connect to ground or leave open in order to
40
A1
program device SMBus base address. These inputs have internal pull-up
41
A0
resistors to VSTBY[A/B].
48
SDA
SMBus Data: Bidirectional SMBus data line.
47
SCL
SMBus Clock: Input.
37
/INT
Interrupt Output: Open-drain, active-low. Asserted whenever a power fault
17
GND
2 Pins, IC Ground Connections: Tie directly to the system’s analog GND
46
plane directly at the device.
20
RFILTER[A&B]
Connecting this pin to GND through a 110kΩ, 1% resistor will provide a
signicant improvement in timeout duration accuracy for slow overcurrent
faults on Slot A and Slot B. If left oating (NC), overcurrent timeout duration
accuracy is determined by the specication for V
see the “Circuit Breaker Function” text in the “Functional Description” section
for more detail.
7
NC
Reserved: Make no external connections to these pins.
Pin Number
Pin Name
Pin Function
4
GPI_A0
General Purpose Inputs: The states of these two inputs are available by
38
GPI_B0
reading the Common Status Register, Bits [4:5]. If not used, connect each
39
A2
SMBus Address Select Pins: Connect to ground or leave open in order to
40
A1
program device SMBus base address. These inputs have internal pull-up
41
A0
resistors to VSTBY[A/B].
48
SDA
SMBus Data: Bidirectional SMBus data line.
47
SCL
SMBus Clock: Input.
37
/INT
Interrupt Output: Open-drain, active-low. Asserted whenever a power fault
17
GND
2 Pins, IC Ground Connections: Tie directly to the system’s analog GND
46
plane directly at the device.
20
RFILTER[A&B]
Connecting this pin to GND through a 110kΩ, 1% resistor will provide a
signicant improvement in timeout duration accuracy for slow overcurrent
faults on Slot A and Slot B. If left oating (NC), overcurrent timeout duration
accuracy is determined by the specication for V
see the “Circuit Breaker Function” text in the “Functional Description” section
for more detail.
7
NC
Reserved: Make no external connections to these pins.