- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1954 > MCZ33781EKR2 (Freescale Semiconductor)IC MASTER DSI 2.02 DIFF 32-SOIC PDF資料下載
參數(shù)資料
| 型號： | MCZ33781EKR2 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 14/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MASTER DSI 2.02 DIFF 32-SOIC |
| 標準包裝： | 1,000 |
| 應(yīng)用： | 車載系統(tǒng) |
| 接口： | SPI |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 封裝/外殼： | 32-BSOP（0.295"，7.50mm 寬）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 32-SOICW 裸露焊盤 |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
21
33781
FUNCTIONAL DESCRIPTIONS
FUNCTIONAL INTERNAL BLOCK DESCRIPTION
Spectrum block does this by multiplying the 8-bit value in the
DxFSEL register by 2 and then adding it to the number 320
(decimal). The user must choose a minimum bit time
appropriate for his system. Factors which must be considered
are the slave response time, bus wire delays, and the
minimum idle time needed to recharge the slave H_CAPs for
the channel.
To spread the spectrum beyond this minimum bit time a
random delay based on a multiple of 1/64 MHz periods can
be added to each bit. This delay is created by a Pseudo
Random Bit Sequence Generator from which a 7-bit random
number is created. This number is further qualified by the
maximum number of counts (chosen by the DEV[2:0] bits in
the DxSSCTL registers) allowed beyond the base time
period. The resulting value is added to the minimum bit time
and fed to the bit clock logic, which generates the DSI bit
clock.
It is important for the user to select a maximum deviation
value that is appropriate for the system. A larger maximum
deviation results in spreading the bit energy to more
frequencies. However, this number also establishes the
maximum period for any random bit on that channel. If the
system requires that a minimum number of bits be transferred
within a fixed time period, then the user must select a
minimum base bit time and maximum deviation time that will
meet the criteria.
Figure 12. Spread Spectrum Block Diagram
4MHz Clock
PLL
Divide by 8
24-bit PRBS
7-bit random number
Base Time Period
(from DxFSEL)
Mult x 2
Adder
320
Maximum Count Deviation
(from DxSSCTL)
Deviation
Select
Adder
Bit
Clock
Logic
Bit
Clock
64MHz Clock
3
8
9
10
7
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCZ33784EFR2 | IC SENSOR DBUS DSI 2.02 16-SOIC |
| MCZ33793EF | IC DSI SLAVE REMOTE SENS 16-SOIC |
| MCZ33797EKR2 | IC SQUIB DRIVER 2CHAN 32-SOIC |
| MCZ33884EG | IC MULTIPLE CONTACT MON 24-SOIC |
| MCZ33905BD3EK | IC SBC CAN HS 3.3V 54SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33784EF | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33789AE | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Airbag ASSP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MCZ33789AE/R2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Airbag System Basis Chip (SBC) with Power Supply and PSI5 Sensor Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。