參數(shù)資料
型號： MC68LC060RC66
廠商： Freescale Semiconductor
文件頁數(shù)： 125/128頁
文件大?。?/td> 0K
描述： IC MPU 32BIT 66MHZ 206-PGA
標(biāo)準(zhǔn)包裝： 10
系列： M680x0
處理器類型： M680x0 32-位
速度： 66MHz
電壓： 3.3V
安裝類型： 通孔
封裝/外殼： 206-BEPGA
供應(yīng)商設(shè)備封裝： 206-PGA（47.25x47.25）
包裝： 托盤
Memory Management Unit
MOTOROLA
M68060 USER’S MANUAL
4-27
The MMU replaces an invalid entry when the ATC stores a new address translation. When
all entries in an ATC set are valid, the ATC selects a valid entry to be replaced, using a
pseudo round robin replacement algorithm. A 2-bit counter, which is incremented for each
ATC access, points to the entry to replace when an access misses in the ATC. ATC hit rates
are application and page-size dependent, but hit rates ranging from 98% to greater than
99% can be expected. These high rates are achieved because the ATCs are relatively large
(64 entries) and utilization efficiency is high with 8-Kbyte and 4-Kbyte page sizes.
4.4 TRANSPARENT TRANSLATION
Four independent TTRs (DTT0 and DTT1 in the data MMU, ITT0 and ITT1 in the instruction
MMU) define four blocks of logical address space to be translated to physical address
space. These logical address spaces must be at least 16 Mbytes and can overlap or be sep-
arate. Each TTR can be disabled and completely ignored. The following description
assumes that the TTRs are enabled.
When an MMU receives an address to be translated, the privilege mode and the eight high-
order bits of the address are compared to the logical address spaces defined by the two
TTRs for the corresponding MMU. The logical address space for each TTR is defined by an
S-field, logical base address field, and logical address mask field. The S-field allows match-
ing either user or supervisor accesses or both accesses. When a bit in the logical address
mask field is set, the corresponding bit of the logical base address is ignored in the address
comparison. Setting successively higher order bits in the address mask increases the size
of the physical address space.
The address for the current bus cycle and a TTR address match when the privilege mode
and logical base address bits are equal. Each TTR can specify write protection for the block.
When write protection is enabled for a block, write or locked read-modify-write accesses to
the block are aborted.
By appropriately configuring a TTR, flexible transparent mappings can be specified (refer to
4.1.3 Transparent Translation Registers for field identification). For instance, to transpar-
ently translate the user address space, the S-field is set to $0, and the logical address mask
is set to $FF in both an instruction and data TTR. To transparently translate supervisor
accesses of addresses $00000000–$0FFFFFFF with write protection, the logical base
address field is set to $0x, the logical address mask is set to $0F, the W-bit is set to one,
and the S-field is set to $1. It is not necessary for the mask field to specify a contiguous block
of memory. The inclusion of independent TTRs in both the instruction and data MMUs pro-
vides an exception to the merged instruction and data address space, allowing different
translations for instruction and operand accesses. Also, since the instruction memory unit is
only used for instruction prefetches, different instruction and data TTRs can cause PC rela-
tive operand fetches to be translated differently from instruction prefetches.
If either of the TTRs matched during an access to a memory unit (either instruction or data),
the access is transparently translated. If both registers match, the TT0 status bits are used
for the access. Transparent translation can also be implemented by the translation tables of
the translation tables if the physical addresses of pages are set equal to their logical
addresses.
相關(guān)PDF資料
PDF描述
MC68LC060ZU75 IC MPU 32BIT 68K 75MHZ 304-TBGA
MC68M360ZQ25VLR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360CZQ25L IC MPU QUICC 25MHZ 357-PBGA
MC68P11E1CFNE2R IC MCU 8BIT 52-PLCC
MC68SEC000AA16R2 IC MPU 32BIT 16 MHZ 64-QFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68LC060RC75 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC060ZU50 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC060ZU66 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC060ZU75 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68LC302AF16CT 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 68K INTGR COM PROC, DMA RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*