
Table of Contents
Paragraph
Title
Page
Number
viii
MC68360 USER’S MANUAL
6.5
SIM60 System Clock Generation...........................................................6-12
6.5.1
Clock Generation Methods ....................................................................6-12
6.5.2
Oscillator Prescaler (Divide by 128).......................................................6-13
6.5.3
Phase-Locked Loop (PLL) .....................................................................6-14
6.5.3.1
Frequency Multiplication ........................................................................6-14
6.5.3.2
Skew Elimination....................................................................................6-15
6.5.4
Low-Power Divider.................................................................................6-15
6.5.5
QUICC Internal Clock Signals................................................................6-15
6.5.5.1
SPCLK ...................................................................................................6-16
6.5.5.2
General System Clock ...........................................................................6-16
6.5.5.3
BRGCLK ................................................................................................6-17
6.5.5.4
SyncCLK ................................................................................................6-17
6.5.5.5
SIMCLK..................................................................................................6-18
6.5.5.6
CLKO1 ...................................................................................................6-18
6.5.5.7
CLKO2 ...................................................................................................6-18
6.5.6
PLL Power Pins .....................................................................................6-19
6.5.6.1
VCCSYN ................................................................................................6-19
6.5.6.2
GNDSYN................................................................................................6-19
6.5.6.3
XFC........................................................................................................6-19
6.5.7
CLKO Power Pins ..................................................................................6-19
6.5.7.1
VCCCLK ................................................................................................6-19
6.5.7.2
GNDCLK ................................................................................................6-19
6.5.8
Configuration Pins (MODCK1–MODCK0) .............................................6-19
6.6
Breakpoint Logic ....................................................................................6-20
6.7
External Bus Interface Control ...............................................................6-21
6.7.1
Initial Configuration ................................................................................6-22
6.7.2
Port D.....................................................................................................6-22
6.7.3
Port E .....................................................................................................6-23
6.8
Slave (Disable CPU32+) Mode ..............................................................6-23
6.8.1
MBAR in a Multiple QUICC System.......................................................6-24
6.8.2
Global Chip Select (CS0) in Slave Mode ...............................................6-25
6.8.3
Bus Clear in Slave Mode .......................................................................6-25
6.8.4
Interrupts in Slave Mode ........................................................................6-26
6.8.5
Pin Differences in Slave Mode...............................................................6-26
6.8.6
Other Functionality in Slave Mode .........................................................6-27
6.9
Programmer’s Model..............................................................................6-27
6.9.1
Module Base Address Register (MBAR)................................................6-27
6.9.2
Module Base Address Register Enable (MBARE) .................................6-29
6.9.3
System Configuration and Protection Registers ....................................6-29
6.9.3.1
Module Configuration Register (MCR)...................................................6-29
6.9.3.2
Autovector Register (AVR).....................................................................6-34
6.9.3.3
Reset Status Register (RSR) .................................................................6-34
6.9.3.4
Software Watchdog Interrupt Vector Register (SWIV)...........................6-35
6.9.3.5
System Protection Control Register (SYPCR) .......................................6-35
6.9.3.6
Periodic Interrupt Control Register (PICR).............................................6-37
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.