![](http://datasheet.mmic.net.cn/Freescale-Semiconductor/MC68E360ZQ25VLR2_datasheet_98730/MC68E360ZQ25VLR2_16.png)
Table of Contents
Paragraph
Title
Page
Number
xii
MC68360 USER’S MANUAL
7.8.5.2
SI Mode Register (SIMODE)..................................................................7-78
7.8.5.3
SI Clock Route Register (SICR).............................................................7-86
7.8.5.4
SI Command Register (SICMR).............................................................7-87
7.8.5.5
SI Status Register (SISTR) ....................................................................7-87
7.8.5.6
SI RAM Pointers (SIRP).........................................................................7-88
7.8.5.6.1
SIRP When RDM = 00 (One Static TDM) ..............................................7-89
7.8.5.6.2
SIRP When RDM = 01 (One Dynamic TDM) .........................................7-89
7.8.5.6.3
SIRP When RDM = 10 (Two Static TDMs) ............................................7-90
7.8.5.6.4
SIRP When RDM = 11 (Two Dynamic TDMs) .......................................7-90
7.8.6
SI IDL Interface Support .......................................................................7-90
7.8.6.1
IDL Interface Example ...........................................................................7-91
7.8.6.2
IDL Interface Programming....................................................................7-95
7.8.7
SI GCI Support......................................................................................7-96
7.8.7.1
SI GCI Activation/Deactivation Procedure .............................................7-98
7.8.7.2
SI GCI Programming..............................................................................7-98
7.8.7.2.1
Normal Mode GCI Programming ...........................................................7-98
7.8.7.2.2
SCIT Programming ................................................................................7-98
7.8.8
Serial Interface Synchronization ..........................................................7-100
7.8.9
NMSI Configuration..............................................................................7-100
7.9
Baud Rate Generators (BRGs) ............................................................7-103
7.9.1
Autobaud Support ...............................................................................7-105
7.9.2
BRG Configuration Register (BRGC)..................................................7-106
7.9.3
UART Baud Rate Examples ...............................................................7-108
7.10
Serial Communication Controllers (SCCs)...........................................7-109
7.10.1
SCC Overview .....................................................................................7-110
7.10.2
General SCC Mode Register (GSMR) ................................................7-111
7.10.3
SCC Protocol-Specific Mode Register (PSMR) ..................................7-120
7.10.4
SCC Data Synchronization Register (DSR)........................................7-121
7.10.5
SCC Transmit on Demand Register (TODR)......................................7-121
7.10.6
SCC Buffer Descriptors.......................................................................7-122
7.10.7
SCC Parameter RAM..........................................................................7-124
7.10.7.1
BD Table Pointer (RBASE, TBASE) ....................................................7-125
7.10.7.2
SCC Function Code Registers (RFCR, TFCR)....................................7-125
7.10.7.3
Maximum Receive Buffer Length Register (MRBLR) ..........................7-127
7.10.7.4
Receiver BD Pointer (RBPTR).............................................................7-127
7.10.7.5
Transmitter BD Pointer (TBPTR) .........................................................7-127
7.10.7.6
Other General Parameters...................................................................7-128
7.10.8
Interrupts from the SCCs ....................................................................7-128
7.10.8.1
SCC Event Register (SCCE) ...............................................................7-128
7.10.8.2
SCC Mask Register (SCCM) ...............................................................7-129
7.10.8.3
SCC Status Register (SCCS) ..............................................................7-129
7.10.9
SCC Initialization.................................................................................7-129
7.10.10
SCC Interrupt Handling........................................................................7-130
7.10.11
SCC Timing Control .............................................................................7-130
7.10.11.1
Synchronous Protocols ........................................................................7-130
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.