- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄43 > MAX5978ETJ+ (Maxim Integrated)IC CTLR HOT-SWAP 32TQFN Datasheet資料下載
參數(shù)資料
| 型號： | MAX5978ETJ+ |
| 廠商： | Maxim Integrated |
| 文件頁數(shù)： | 37/38頁 |
| 文件大?。?/td> | 2412K |
| 描述： | IC CTLR HOT-SWAP 32TQFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 類型： | 熱交換控制器 |
| 應用： | 刀峰式服務器，網(wǎng)絡應用設備 |
| 內(nèi)部開關： | 無 |
| 電流限制： | 可調(diào) |
| 電源電壓： | 2.7 V ~ 16 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 32-TQFN-EP（5x5） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁
0 to 16V, Hot-Swap Controller with 10-Bit
Current, Voltage Monitor, and 4 LED Drivers
37
The slave generates a NACK at step 5 if the command
code is invalid. The command code must be in the 0x00
to 0x45 range. The internal address pointer returns
to 0x00 after incrementing from the highest register
address.
Receive Byte
The receive-byte protocol allows the master device to
read the register content of the device (see Figure 7).
The EEPROM or register address must be preset with a
send-byte protocol first. Once the read is complete, the
internal pointer increases by one. Repeating the receive
byte protocol reads the contents of the next address.
The receive-byte procedure follows:
1) The master sends a START condition.
2) The master sends the 7-bit slave address and a read
bit (high).
3) The addressed slave asserts an ACK on SDA.
4) The slave sends 8 data bits.
5) The slave increments its internal address pointer.
6) The master asserts an ACK on SDA and repeats
steps 4, 5 or asserts a NACK and generates a STOP
condition.
The internal address pointer returns to 0x00 after incre-
menting from the highest register address.
Address Pointers
Use the send-byte protocol to set the register address
pointers before read and write operations. For the con-
figuration registers, valid address pointers range from
0x00 to 0x45, and the circular buffer addresses are 0x46
to 0x49. Register addresses outside this range result in
a NACK being issued from the device.
Circular Buffer Read
The circular buffer read operation is similar to the
receive-byte operation. The read operation is triggered
after any one of the circular buffer base addresses is
loaded. During a circular buffer read, although all is
transparent from the external world, internally the autoin-
crement function in the I
2
C controller is disabled. Thus,
it is possible to read one of the circular buffer blocks
with a burst read without changing the virtual internal
address corresponding to the base address. Once the
master issues a NACK, the circular reading stops, and
the default functions of the I
2
C slave bus controller are
restored.
In 8-bit read mode, every I
2
C read operation shifts out
a single sample from the circular buffer. In 10-bit mode,
two subsequent I
2
C read operations shift out a single
10-bit sample from the circular buffer, with the high-order
byte read first, followed by a byte containing the right-
shifted 2 least-significant bits. Once the master issues a
NACK, the read circular buffer operation terminates and
normal I
2
C operation returns.
The data in the circular buffers is read back with the
next-to-oldest sample first, followed by progressively
more recent samples until the most recent sample is
retrieved, followed finally by the oldest sample (see
Table 54).
Chip Information
PROCESS: BiCMOS
Package Information
For the latest package outline information and land pat terns,
go to www.maxim-ic.com/packages. Note that a + , # , or
- in the package code indicates RoHS status only. Package
drawings may show a different suf fix character, but the drawing
pertains to the package regardless of RoHS status.
Table 54. Circular Buffer Readout Sequence
READ-OUT ORDER
1ST OUT
2ND OUT
&
48TH OUT
49TH OUT
50TH OUT
Chronological Number
1
2
&
48
49
0
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
32 TQFN-EP
T3255+4
21-0140
90-0012
相關PDF資料 |
PDF描述 |
|---|---|
| MAX5981BETE+ | IC CTRLR PD IEEE 802.3AF 16TQFN |
| MAX5986AETE+ | IC POE SWITCH PSE 16TQFN |
| MAX6509CAZK/V+T | IC TEMP SWITCH RES-PROG 5TSOT |
| MAX6513TT075+T | IC TEMP SWITCH REMOTE 6-TDFN |
| MAX6581TG9A+ | IC TEMP SENSOR 8-CH PREC 24-TQFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5978ETJ+ | 功能描述:熱插拔功率分布 0-16V Hot-Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5978ETJ+T | 功能描述:熱插拔功率分布 0-16V Hot-Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5980EVKIT# | 功能描述:電源開關 IC - POE / LAN MAX5980 Eval Kit RoHS:否 制造商:Fairchild Semiconductor 開關數(shù)量:Single 開關配置:SPST 開啟電阻（最大值）:7.3 Ohms 串話: 帶寬: 開啟時間（最大值）:13 ns 關閉時間（最大值）:20 ns 切換電壓（最大）: 工作電源電壓:8 V to 26 V 最大工作溫度:+ 125 C 安裝風格:Through Hole 封裝 / 箱體:TO-220F-6 |
| MAX5980EVKIT+ | 功能描述:電源開關 IC - POE / LAN RoHS:否 制造商:Fairchild Semiconductor 開關數(shù)量:Single 開關配置:SPST 開啟電阻（最大值）:7.3 Ohms 串話: 帶寬: 開啟時間（最大值）:13 ns 關閉時間（最大值）:20 ns 切換電壓（最大）: 工作電源電壓:8 V to 26 V 最大工作溫度:+ 125 C 安裝風格:Through Hole 封裝 / 箱體:TO-220F-6 |
| MAX5980GTJ+ | 功能描述:電源開關 IC - POE / LAN 0-16V Hot-Swap Controller RoHS:否 制造商:Fairchild Semiconductor 開關數(shù)量:Single 開關配置:SPST 開啟電阻（最大值）:7.3 Ohms 串話: 帶寬: 開啟時間（最大值）:13 ns 關閉時間（最大值）:20 ns 切換電壓（最大）: 工作電源電壓:8 V to 26 V 最大工作溫度:+ 125 C 安裝風格:Through Hole 封裝 / 箱體:TO-220F-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。