- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄43 > MAX5938LEEE+ (Maxim Integrated)IC HOT-SWAP CTRLR -48V 16-QSOP Datasheet資料下載
參數(shù)資料
| 型號(hào)： | MAX5938LEEE+ |
| 廠商： | Maxim Integrated |
| 文件頁數(shù)： | 13/26頁 |
| 文件大小： | 915K |
| 描述： | IC HOT-SWAP CTRLR -48V 16-QSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | -10 V ~ -80 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-QSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
-48V Hot-Swap Controller with V
IN
Step Immunity,
No R
SENSE
, and Overvoltage Protection
______________________________________________________________________________________ 13
Figure 10. Overvoltage Gate Cycle Without a Fault (t
OV
< 1.3ms)
V
IN
10V/div
V
PGOOD
10V/div
1ms/div
V
GATE
10V/div
V
OUT
10V/div
48V
Figure 11. Overvoltage Fault (t
OV
> 1.3ms)
V
IN
5V/div
V
PGOOD
50V/div
2ms/div
V
GATE
10V/div
V
OUT
50V/div
48V
t
OVREJ
Undervoltage Lockout (OFF and ON) and
OV Functions
OV, ON, and OFF provide an accurate means to set the
overvoltage, turn-on, and turn-off voltage levels. All three
are high-impedance inputs and by use of a 4-element
resistor-divider from GND to V
EE
, the user can set an
upper V
EE
threshold for triggering an overvoltage fault, a
middle threshold for turning the part on, and a lower
threshold for turning the part off.
The input voltage threshold at OFF is 1.25V. ON has
hysteresis with a rising threshold of 1.25V and a falling
threshold of 1.125V. The logic of the inputs is such that
both OFF and ON must be above their thresholds to
latch the part on. Both OFF and ON must be below their
respective thresholds to latch the part off, otherwise the
part stays in its current state. There is glitch rejection on
the ON input going low, which additionally requires that
ON remain below its falling threshold for 1.5ms to turn
off the part. A startup delay of 220ms allows contacts
and voltages to settle prior to initiating the startup
sequence. This startup delay is from a valid ON condi-
tion until the start of the load-probe test.
The OV input has hysteresis with a rising threshold of
1.25V and a falling threshold of 1.125V. The OV input
also has a rising fault transient delay of 1.5ms. When
OV rises above its threshold, an OV GATE cycle is
immediately initiated (see the GATE Cycles section in
Appendix A). The GATE output is brought to V
EE
with
about 300ns of propagation delay. If the OV input drops
below its falling threshold before the fault transient
delay of about 1.5ms, the device will not enter fault
management mode and the GATE output will ramp up
to fully enhance the external MOSFET (Figure 10).
Otherwise, an OV fault occurs (Figure 11). See the
Setting ON, OFF, and OV Voltage Levels section in the
Applications Information.
Output Voltage (V
OUT
)
Slew-Rate Control
The V
OUT
slew rate controls the inrush current required
to charge the load capacitor. The MAX5938 has a
default internal slew rate set for 9V/ms. The internal cir-
cuit establishing this slew rate accommodates up to
about 1000pF of reverse transfer capacitance (Miller
Capacitance) in the external power MOSFET without
effecting the default slew rate. Using the default slew
rate, the inrush current required to charge the load
capacitance is given by:
I
INRUSH
(mA) = C
LOAD
(礔) x SR (V/ms)
where SR = 9V/ms (default, typ).
The slew rate can be reduced by adding an external
slew-rate control capacitor (C
SLEW
) from V
OUT
(the
drain of the power MOSFET) to the GATE output of the
MAX5938 (Figure 19). Values of C
SLEW
< 4700pF have
little effect on the slew rate because of the default slew-
rate control circuit. For C
SLEW
> 4700pF, the combina-
tion of C
SLEW
and reverse transfer capacitance of the
external power MOSFET dominate the slew rate. When
C
SLEW
> 4700pF, SR and C
SLEW
are inversely related
as follows (Figure 18):
SR (V/ms) = 23 / C
SLEW
(nF)
If the reverse transfer capacitance of the external
power MOSFET is large compared to the externally
added C
SLEW
, then it should be added to C
SLEW
in the
equation above.
See the Adjusting the V
OUT
Slew Rate section in the
Applications Information and Figure 18, which graphi-
cally displays the relation between C
SLEW
and slew
rate. This section discusses specific recommendations
for compensating power MOSFET parasitics that may
lead to oscillation when an external C
SLEW
is added.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5939EESA+ | IC HOT-SWAP CTRLR -48V 8-SOIC |
| MAX5946LETX+T | IC CNTRLR PCI EXP DL 36TQFN |
| MAX5948BESA+T | IC CNTRLR HOT SWAP 8-SOIC |
| MAX5949BESA+T | IC CNTRLR HOT SWAP 8-SOIC |
| MAX5950ETJ+ | IC PWM CTRL HOT-SW 12V 32TQFN-EP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5938LEEE+ | 功能描述:熱插拔功率分布 48V- Hot-Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5938LEEE+T | 功能描述:熱插拔功率分布 48V- Hot-Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5938LEEE-T | 功能描述:熱插拔功率分布 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5939AESA | 功能描述:熱插拔功率分布 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
| MAX5939AESA+ | 功能描述:熱插拔功率分布 48V- Hot-Swap Controller RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。